- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19381 > ADSP-21161NYCAZ110 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 225BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-21161NYCAZ110 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/60頁 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 225BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | 主機(jī)接口，連接端口，串行端口 |
| 時(shí)鐘速率： | 110MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 128kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 225-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 225-CSPBGA（17x17） |
| 包裝： | 托盤 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Rev. C
|
Page 12 of 60
|
January 2013
BRST
I/O/T
Sequential Burst Access. BRST is asserted by ADSP-21161N to indicate that data associated with consecutive
addresses is being read or written. A slave device samples the initial address and increments an internal
address counter after each transfer. The incremented address is not pipelined on the bus. A master ADSP-
21161N in a multiprocessor environment can read slave external port buffers (EPBx) using the burst protocol.
BRST is asserted after the initial access of a burst transfer. It is asserted for every cycle after that, except for
the last data request cycle (denoted by RD or WR asserted and BRST negated). A keeper latch on the DSP’s
BRST pin maintains the input at the level it was last driven. This latch is only enabled on the ADSP-21161N
with ID2–0 =00x.
ACK
I/O/S
Memory Acknowledge. External devices can de-assert ACK (low) to add wait states to an external memory
access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an
external memory access. The ADSP-21161N deasserts ACK as an output to add wait states to a synchronous
access of its IOP registers. ACK has a 20 k
internal pull-up resistor that is enabled during reset or on DSPs
with ID2–0 =00x.
SBTS
I/S
Suspend Bus and Three-State. External devices can assert SBTS (low) to place the external bus address,
data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-21161N attempts to
access external memory while SBTS is asserted, the processor will halt and the memory access will not be
completed until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21161N
deadlock.
CAS
I/O/T
SDRAM Column Access Strobe. In conjunction with RAS, MSx, SDWE, SDCLKx, and sometimes SDA10,
defines the operation for the SDRAM to perform.
RAS
I/O/T
SDRAM Row Access Strobe. In conjunction with CAS, MSx, SDWE, SDCLKx, and sometimes SDA10, defines
the operation for the SDRAM to perform.
SDWE
I/O/T
SDRAM Write Enable. In conjunction with CAS, RAS, MSx, SDCLKx, and sometimes SDA10, defines the
operation for the SDRAM to perform.
DQM
O/T
SDRAM Data Mask. In write mode, DQM has a latency of zero and is used during a precharge command
and during SDRAM power-up initialization.
SDCLK0
I/O/S/T
SDRAM Clock Output 0. Clock for SDRAM devices.
SDCLK1
O/S/T
SDRAM Clock Output 1. Additional clock for SDRAM devices. For systems with multiple SDRAM devices,
handles the increased clock load requirements, eliminating need of off-chip clock buffers. Either SDCLK1 or
both SDCLKx pins can be three-stated.
SDCKE
I/O/T
SDRAM Clock Enable. Enables and disables the CLK signal. For details, see the data sheet supplied with the
SDRAM device.
SDA10
O/T
SDRAM A10 Pin. Enables applications to refresh an SDRAM in parallel with a non-SDRAM accesses or host
accesses. This pin replaces the DSP’s A10 pin only during SDRAM accesses.
IRQ2–0
I/A
Interrupt Request Lines. These are sampled on the rising edge of CLKIN and may be either edge-triggered
or level-sensitive.
FLAG11–0
I/O/A
Flag Pins. Each is configured via control bits as either an input or output. As an input, it can be tested as a
condition. As an output, it can be used to signal external peripherals.
TIMEXP
O
Timer Expired. Asserted for four core clock cycles when the timer is enabled and TCOUNT decrements to
zero.
HBR
I/A
Host Bus Request. Must be asserted by a host processor to request control of the ADSP-21161N’s external
bus. When HBR is asserted in a multiprocessing system, the ADSP-21161N that is bus master will relinquish
the bus and assert HBG. To relinquish the bus, the ADSP-21161N places the address, data, select, and strobe
lines in a high impedance state. HBR has priority over all ADSP-21161N bus requests (BR6–1) in a multipro-
cessing system.
HBG
I/O
Host Bus Grant. Acknowledges an HBR bus request, indicating that the host processor may take control of
the external bus. HBG is asserted (held low) by the ADSP-21161N until HBR is released. In a multiprocessing
system, HBG is output by the ADSP-21161N bus master and is monitored by all others.
After HBR is asserted, and before HBG is given, HBG will float for 1 tCK (1 CLKIN cycle). To avoid erroneous
grants, HBG should be pulled up with a 20 k
to 50 k external resistor.
CS
I/A
Chip Select. Asserted by host processor to select the ADSP-21161N.
Table 2. Pin Function Descriptions (Continued)
Pin
Type
Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EB63-S0C0640W | CONN EDGEBOARD DUAL 12POS 3A |
| VI-B2R-CY-F3 | CONVERTER MOD DC/DC 7.5V 50W |
| 1-1734344-1 | CONN D-SUB 15POS RCPT R/A DIP |
| VI-B2P-CY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| ADSP-2189MKCAZ-300 | IC DSP CONTROLLER 16BIT 144-MBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21261 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Embedded Processor |
| ADSP-21261SKBC-150 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 150MHz 150MIPS 136-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:150 MHZ, 32BIT DSP PROCESSOR. - Bulk |
| ADSP-21261SKBCZ150 | 功能描述:IC DSP 32BIT 150MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21261SKSTZ150 | 功能描述:IC DSP 32BIT 150MHZ 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。