- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10711 > ADS1259IPW (Texas Instruments)IC ADC 24BIT 14KSPS LN 20TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADS1259IPW |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 17/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 14KSPS LN 20TSSOP |
| 產(chǎn)品培訓模塊： | Industrial Automation Overview |
| 標準包裝： | 70 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 14k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；2 個單端，雙極；1 個差分，單極；1 個差分，雙極 |
| 其它名稱： | 296-27184-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
STARTPin
DRDY
Halted
Single
Conversion
Halted
Single
Conversion
OR
START
DRDY
DOUT
Settled
Data
START
Pin
START
Command
or
t
SET
(1)
7thFallingSCLKEdgeofOpcode
V
=AINP
AINN
-
IN
SettledV
IN
SBAS424D
– JUNE 2009 – REVISED AUGUST 2011
Pulse Control Mode (PULSE Bit = 1)
Settling Time Using START
In the Pulse Control mode, the ADS1259 performs a
When START goes high (via pin or command) a
single conversion when either the START pin is taken
delay may be programmed before the conversion
high or when the START command is sent. As seen
filter cycle begins. The programmable delay may be
in Figure 52, DRDY goes high when the conversion is
useful to provide time for external circuits (such as
started. When the conversion is complete, DRDY
after an external signal mux change), before the
goes low and further conversions are halted. To start
reading is started. Register bits DELAY[2:0] set the
a new conversion, transition the START pin back to
initial delay time as shown in Table 8.
high, or transmit the START opcode again.
Table 8. Initial START Delay
DELAY[2:0]
tDELAY (tCLK)
000
0
001
64
8.68
010
128
17.4
011
256
34.7
100
512
69.4
101
1024
139
110
2048
278
111
4096
556
(1) START opcode command takes effect on the seventh SCLK
falling edge.
(1) fCLK = 7.3728MHz.
Figure 52. Pulse Control Mode
After the programmable delay, the digital filter is reset
and a new conversion is started. DRDY goes low
when data are ready. There is no need to ignore or
CONVERSION SETTLING TIME
discard data; the data are completely settled. The
total time to perform the first conversion is the sum of
The ADS1259 features a digital filter architecture in
the programmable delay time and the settling of the
which settling time can be traded for wide filter
notches, resulting in improved line-cycle rejection.
This trade-off is determined by the selection of the
shows the settling time with programmable delay
sinc1 or sinc2 filter. The sinc1 filter settles in a single
equal to '0'.
cycle while the sinc2 filter provides wide-width filter
notches. The settling time of the ADS1259 is different
Table 9. Settling Time Using START
if START is used to begin conversions or if the
ADS1259 is free-running the conversions. These
DATA RATE
modes are explained in the Settling Time Using
(SPS)
sinc1
sinc2
and
10
100
200
Converting sections.
16.6
60.3
120
50
20.3
40.4
60
17.0
33.7
400
2.85
5.42
1200
1.18
2.10
3600
0.632
0.980
14,400
0.424
0.563
(1) fCLK = 7.3728MHz, DELAY[2:0] = 000.
(1) tSET = initial start delay plus the new conversion cycle time.
Figure 53. Data Retrieval Time After START
24
Copyright
2009–2011, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| ISL83483IBZ-T | TXRX RS-485/422 3.3V LP 8-SOIC |
| VE-B0V-MY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| 85106JC1418PX50 | CONN PLUG STRAIGHT 18POS W/PIN |
| B37981M1103K051 | CAP CER 10000PF 100V 10% RADIAL |
| VI-J1T-MY-F3 | CONVERTER MINIMOD DC/DC 6.5V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1259IPW | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC |
| ADS1259IPWR | 功能描述:模數(shù)轉換器 - ADC Low-Noise 14kSPS 24B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1259QPWRQ1 | 功能描述:24 Bit Analog to Digital Converter 1 Input 1 Sigma-Delta 20-TSSOP 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:14k 輸入數(shù):1 輸入類型:差分，單端 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉換器數(shù):1 架構:三角積分 參考類型:外部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA 工作溫度:-40°C ~ 105°C 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:20-TSSOP 標準包裝:1 |
| ADS-125MC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| ADS-126 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。