- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1899 > ADN2850BCPZ25-RL7 (Analog Devices Inc)IC DGTL RHEO DL 25K 9BIT16LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADN2850BCPZ25-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DGTL RHEO DL 25K 9BIT16LFCSP |
| 產(chǎn)品變化通告： | Metal Edit Change 03/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 接片： | 1024 |
| 電阻（歐姆）： | 25k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 35 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 3 V ~ 5.5 V，±2.25 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-VQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 16-LFCSP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
ADN2850
Rev. E | Page 15 of 28
resistor and the capacitive loading at the SDO-to-SDI interface may
require additional time delay between subsequent devices.
When two ADN2850s are daisy-chained, 48 bits of data are
required. The first 24 bits (formatted 4-bit command, 4-bit
address, and 16-bit data) go to U2, and the second 24 bits with
the same format go to U1. Keep
AA
CSEE
AA
low until all 48 bits are
clocked into their respective serial registers.
AA
CSEE
AA
is then pulled
high to complete the operation.
CLK
RP
2.2k
SDI
SDO
U2
CS
CLK
SDI
SDO
U1
ADN2850
CS
VDD
SCLK SS
MOSI
MICRO-
CONTROLLER
0
2
6
0
-0
4
0
ADN2850
Figure 28. Daisy-Chain Configuration Using SDO
TERMINAL VOLTAGE OPERATING RANGE
The positive VDD and negative VSS power supplies of the ADN2850
define the boundary conditions for proper 2-terminal digital
resistor operation. Supply signals present on Terminal B, and
Terminal W that exceed VDD or VSS are clamped by the internal
forward-biased diodes (see Figure 29).
VSS
VDD
W
B
0
2
6
0
-0
4
1
Figure 29. Maximum Terminal Voltages Set by VDD and VSS
The GND pin of the ADN2850 is primarily used as a digital
ground reference. To minimize the digital ground bounce,
the ADN2850 ground terminal should be joined remotely to
the common ground (see Figure 30). The digital input control
signals to the ADN2850 must be referenced to the device
ground pin (GND) and must satisfy the logic level defined in
the Specifications section. An internal level-shift circuit ensures
that the common-mode voltage range of the three terminals
extends from VSS to VDD, regardless of the digital input level.
Power-Up Sequence
Because there are diodes to limit the voltage compliance at
Terminal B, and Terminal W (see Figure 29), it is important to
power VDD and VSS first before applying any voltage to Terminal
B, and Terminal W. Otherwise, the diode is forward-biased such
that VDD and VSS are powered unintentionally. For example,
applying 5 V across Terminal W and Terminal B prior to VDD
causes the VDD terminal to exhibit 4.3 V. It is not destructive to
the device, but it might affect the rest of the user’s system. The
ideal power-up sequence is GND, VDD and VSS, digital inputs,
and VB, and VW. The order of powering VB, VW, and the digital
inputs is not important as long as they are powered after VDD
and VSS.
Regardless of the power-up sequence and the ramp rates of the
power supplies, when VDD and VSS are powered, the power-on
preset activates, which restores the EEMEM values to the RDAC
registers.
Layout and Power Supply Bypassing
It is a good practice to employ compact, minimum lead-length
layout design. The leads to the input should be as direct as
possible with a minimum conductor length. Ground paths
should have low resistance and low inductance.
Similarly, it is good practice to bypass the power supplies with
quality capacitors for optimum stability. Bypass supply leads to
the device with 0.01 F to 0.1 F disk or chip ceramic capacitors.
Also, apply low ESR, 1 F to 10 F tantalum or electrolytic
capacitors at the supplies to minimize any transient disturbance
(see Figure 30).
ADN2850
VDD
GND
VSS
C3
10F
C4
10F
C2
0.1F
C1
0.1F
+
VDD
VSS
0
2
6
0
-0
4
2
Figure 30. Power Supply Bypassing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2860ACPZ250-RL7 | IC POT DGTL 3CH 250K 24-LFCSP |
| ADN4600ACPZ | IC CROSSPOINT SWITCH 8X8 64LFCSP |
| ADN4604ASVZ-RL | IC CROSSPOINT SWIT 16X16 100TQFP |
| ADN4605ABPZ | IC CROSSPOINT SWITCH 352BGA |
| ADN4661BRZ-REEL7 | IC DRIVER DIFF LVDS 1CH 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2850BRU25 | 制造商:Analog Devices 功能描述: |
| adn2850bru25-rl7 | 制造商:Analog Devices 功能描述: |
| ADN2850BRUZ25 | 制造商:Analog Devices 功能描述:DUAL 9-BIT SPI DIG. POT - Rail/Tube 制造商:Analog Devices 功能描述:Dual 10-B Progable Non-Volatile Resistor |
| ADN2850BRUZ25-RL7 | 制造商:Analog Devices 功能描述: |
| ADN2855ACPZ | 功能描述:IC CLK DATA REC GPON 200MHZ 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:GPON，BPON，GEPON 輸入:CML 輸出:LVDS 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:是/是 頻率 - 最大值:200MHz 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-VQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。