VSS 4 V<" />
參數(shù)資料
型號: ADN2850BCPZ25-RL7
廠商: Analog Devices Inc
文件頁數(shù): 28/28頁
文件大?。?/td> 0K
描述: IC DGTL RHEO DL 25K 9BIT16LFCSP
產(chǎn)品變化通告: Metal Edit Change 03/Feb/2012
標準包裝: 1,500
接片: 1024
電阻(歐姆): 25k
電路數(shù): 2
溫度系數(shù): 標準值 35 ppm/°C
存儲器類型: 非易失
接口: 4 線 SPI(芯片選擇)
電源電壓: 3 V ~ 5.5 V,±2.25 V ~ 2.75 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-VQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 16-LFCSP
包裝: 帶卷 (TR)
Data Sheet
ADN2850
Rev. E | Page 9 of 28
PIN 1
INDICATOR
1
SDO
2
GND
3
VSS
4
V1
11 WP
12 PR
10 VDD
9V2
5
W
1
6
B
1
7
B
2
8
W
2
1
5
C
L
K
1
6
S
D
I
1
4
R
D
Y
1
3
C
S
ADN2850
NOTES
1. THE EXPOSED PAD IS LEFT FLOATING
OR IS TIED TO VSS.
TOP VIEW
(Not to Scale)
(EXPOSED
PAD)
026
60-
105
Figure 5. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SDO
Serial Data Output. Serves readback and daisy-chain functions. Command 9 and Command 10 activate the SDO
output for the readback function, delayed by 24 or 25 clock pulses, depending on the clock polarity before and
after the data-word (see Figure 2 and Figure 3). In other commands, the SDO shifts out the previously loaded SDI
bit pattern, delayed by 24 or 25 clock pulses depending on the clock polarity (see Figure 2 and Figure 3). This
previously shifted out SDI can be used for daisy-chaining multiple devices. Whenever SDO is used, a pull-up
resistor in the range of 1 kΩ to 10 kΩ is needed.
2
GND
Ground Pin, Logic Ground Reference.
3
VSS
Negative Supply. Connect to 0 V for single-supply applications. If VSS is used in dual supply, it must be able to sink
2 mA for 15 ms when storing data to EEMEM.
4
V1
Log Output Voltage 1. Generates voltage from an internal diode configured transistor.
5
W1
Wiper terminal of RDAC1. ADDR (RDAC1) = 0x0.
6
B1
Terminal B of RDAC1.
7
B2
Terminal B of RDAC2.
8
W2
Wiper terminal of RDAC2. ADDR (RDAC2) = 0x1.
9
V2
Log Output Voltage 2. Generates voltage from an internal diode configured transistor.
10
VDD
Positive Power Supply.
11
A
WPE
Optional Write Protect. When active low,
A
WPE
A
prevents any changes to the present contents, except
A
PRE
A
strobe.
CMD_1 and COMD_8 refresh the RDAC register from EEMEM. Tie
A
WPE
A
to VDD, if not used.
12
A
PRE
Optional Hardware Override Preset. Refreshes the scratchpad register with current contents of the EEMEM
register. Factory default loads midscale until EEMEM is loaded with a new value by the user.
A
PRE
A
is activated
at the logic high transition. Tie
A
PRE
A
to VDD, if not used.
13
A
CSE
Serial Register Chip Select Active Low. Serial register operation takes place when
A
CSE
A
returns to logic high.
14
RDY
Ready. Active high open-drain output. Identifies completion of Instruction 2, Instruction 3, Instruction 8,
Instruction 9, Instruction 10, and
A
PRE
A
.
15
CLK
Serial Input Register Clock. Shifts in one bit at a time on positive clock edges.
16
SDI
Serial Data Input. Shifts in one bit at a time on positive clock CLK edges. MSB loads first.
EP
Exposed Pad. The exposed pad is left floating or is tied to VSS.
相關(guān)PDF資料
PDF描述
ADN2860ACPZ250-RL7 IC POT DGTL 3CH 250K 24-LFCSP
ADN4600ACPZ IC CROSSPOINT SWITCH 8X8 64LFCSP
ADN4604ASVZ-RL IC CROSSPOINT SWIT 16X16 100TQFP
ADN4605ABPZ IC CROSSPOINT SWITCH 352BGA
ADN4661BRZ-REEL7 IC DRIVER DIFF LVDS 1CH 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADN2850BRU25 制造商:Analog Devices 功能描述:
adn2850bru25-rl7 制造商:Analog Devices 功能描述:
ADN2850BRUZ25 制造商:Analog Devices 功能描述:DUAL 9-BIT SPI DIG. POT - Rail/Tube 制造商:Analog Devices 功能描述:Dual 10-B Progable Non-Volatile Resistor
ADN2850BRUZ25-RL7 制造商:Analog Devices 功能描述:
ADN2855ACPZ 功能描述:IC CLK DATA REC GPON 200MHZ 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 PLL:是 主要用途:GPON,BPON,GEPON 輸入:CML 輸出:LVDS 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:是/是 頻率 - 最大值:200MHz 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:32-LFCSP-VQ(5x5) 標準包裝:1