- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > ADAV803ASTZ (Analog Devices Inc)IC CODEC AUDIO R-DVD 3.3V 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAV803ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUDIO R-DVD 3.3V 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 無 |
| 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 102 / 101 |
| 電壓 - 電源，模擬： | 3 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 配用： | EVAL-ADAV803EBZ-ND - BOARD EVALUATION FOR ADAV803 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV803
Rev. A | Page 15 of 60
FUNCTIONAL DESCRIPTION
ADC SECTION
The ADAV803’s ADC section is implemented using a second-
order multibit (5 bits) Σ-Δ modulator. The modulator is
sampled at either half of the ADC MCLK rate (modulator clock
= 128 × fS) or one-quarter of the ADC MCLK rate (modulator
clock = 64 × fS). The digital decimator consists of a Sinc^5 filter
followed by a cascade of three half-band FIR filters. The Sinc
decimates by a factor of 16 at 48 kHz and by a factor of 8 at
96 kHz. Each of the half-band filters decimates by a factor of 2.
Figure 23 shows the details of the ADC section. By default, the
ADC assumes that the MCLK rate is 256 times the sample rate.
The ADC can be clocked by a number of different clock sources
to control the sample rate. MCLK selection for the ADC is set
by Internal Clocking Control Register 1 (Address 0x76). The
ADC provides an output word of up to 24 bits of resolution in
twos complement format. The output word can be routed to the
output ports, the sample rate converter, or the S/PDIF digital
transmitter.
P
L
2I
NT
E
RNAL
P
L
1I
NT
E
RNAL
MC
L
K
I
XI
N
REG 0x76
BITS[4:2]
REG 0x6F
BITS[1:0]
DI
R
P
L
(256
×
f
S
)
04
75
6-
02
3
DI
R
P
L
(512
×
f
S
)
ADC MCLK
DIVIDER
ADC
MCLK
ADC
Figure 23. Clock Path Control on the ADC
Programmable Gain Amplifier (PGA)
The input of the record channel features a PGA that converts
the single-ended signal to a differential signal, which is applied
to the analog Σ-Δ modulator of the ADC. The PGA can be
programmed to amplify a signal by up to 24 dB in 0.5 dB
increments. Figure 24 shows the structure of the PGA circuit.
4k TO 64k
125
TO
MODULATOR
CAPxN
CAPxP
EXTERNAL
CAPACITOR
(1nF NPO)
EXTERNAL
CAPACITOR
(1nF NPO)
EXTERNAL
CAPACITOR
(1nF NPO)
8k
VREF
04
756
-02
4
4k
125
Figure 24. PGA Block Diagram
Analog Σ-Δ Modulator
The ADC features a second-order, multibit, Σ-Δ modulator. The
input features two integrators in cascade followed by a flash
converter. This multibit output is directed to a scrambler,
followed by a DAC for loop feedback. The flash ADC output is
also converted from thermometer coding to binary coding for
input as a 5-bit word to the decimator. Figure 25 shows the
ADC block diagram.
The ADC also features independent digital volume control for
the left and right channels. The volume control consists of
256 linear steps, with each step reducing the digital output
codes by 0.39%. Each channel also has a peak detector that
records the peak level of the input signal. The peak detector
register is cleared by reading it.
0
475
6-
02
5
ADC MCLK
AMC
(REG 0x6E
BIT 7)
MULTIBIT
Σ-Δ
MODULATOR
DECIMATOR
HPF
PEAK
DETECT
VOLUME
CONTROL
SINC^5
HALF-BAND
FILTER
MODULATOR
CLOCK
(6.144MHz MAX)
384kHz
768kHz
SINC
COMPENSATION
192kHz
384kHz
HALF-BAND
FILTER
96kHz
192kHz
48kHz
96kHz
÷2
÷4
Figure 25. ADC Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADDAC80-CBI-V | IC DAC 12BIT LOW COST 24-CDIP |
| ADG1201BRJZ-R2 | IC SWITCH SPST NO SOT23 |
| ADG1204YRUZ-REEL7 | IC MULTIPLEXER 4X1 14TSSOP |
| ADG1207YRUZ-REEL7 | IC MULTIPLEXER DUAL 8X1 28TSSOP |
| ADG1209YRZ | IC MULTIPLEXER DUAL 4X1 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV803ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAV804AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV804ASTZ | 制造商:Analog Devices 功能描述: |
| ADB.1X40 | 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA |
| ADB0039 | 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。