參數(shù)資料
型號： ADAV803ASTZ
廠商： Analog Devices Inc
文件頁數(shù)： 16/60頁
文件大?。?/td> 0K
描述： IC CODEC AUDIO R-DVD 3.3V 64LQFP
標(biāo)準(zhǔn)包裝： 1
類型： 音頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調(diào)變： 無
動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： 102 / 101
電壓 - 電源，模擬： 3 V ~ 3.6 V
電壓 - 電源，數(shù)字： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-LQFP（10x10）
包裝： 托盤
配用： EVAL-ADAV803EBZ-ND - BOARD EVALUATION FOR ADAV803
ADAV803
Rev. A | Page 23 of 60
04
75
6-
0
38
PLL1 MCLK
PLL2 MCLK
48kHz
32kHz
44.1kHz
256
384
REG 0x75
BITS[3:2]
REG 0x75
BIT 0
REG 0x77
BIT 0
REG 0x75
BIT 1
PLL1
PLLINT1
SYSCLK1
×2
FS1
÷2
REG 0x75
BIT 5
REG 0x75
BIT 4
REG 0x77
BITS[2:1]
REG 0x75
BITS[7:6]
REG 0x74
BIT 0
PLL2
PLLINT2
SYSCLK2
SYSCLK3
48kHz
32kHz
44.1kHz
256
384
×2
FS2
FS3
÷2
256
512
Figure 38. PLL Clocking Scheme
S/PDIF TRANSMITTER AND RECEIVER
The ADAV803 contains an integrated S/PDIF transmitter and
receiver. The transmitter consists of a single output pin,
DITOUT, on which the biphase encoded data appears. The
S/PDIF transmitter source can be selected from the different
blocks making up the ADAV803. Additionally, the clock source
for the S/PDIF transmitter can be selected from the various
clock sources available in the ADAV803.
The receiver uses two pins, DIRIN and DIR_LF. DIRIN accepts
the S/PDIF input data stream. The DIRIN pin can be configured
to accept a digital input level, as defined in the Specifications
section, or an input signal with a peak-to-peak level of 200 mV
minimum, as defined by the IEC 60958-3 specification. DIR_LF
is a loop filter pin, required by the internal PLL, which is used
to recover the clock from the S/PDIF data stream.
The components shown in Figure 42 form a loop filter, which
integrates the current pulses from a charge pump and produces
a voltage that is used to tune the VCO of the clock recovery
PLL. The recovered audio data and audio clock can be routed to
the different blocks of the ADAV803, as required. Figure 39
shows a conceptual diagram of the DIRIN block.
C*
047
56
-0
39
SPDIF
*EXTERNAL CAPACITOR IS ONLY REQUIRED
FOR VARIABLE LEVEL SPDIF INPUTS.
COMPARATOR
REG 0x7A
BIT 4
DIRIN
DC
LEVEL
SPDIF
RECEIVER
Figure 39. DIRIN Block
04
75
6-
0
40
DIT
INPUT
DIT
PLAYBACK
AUXILIARY IN
SRC
REG 0x63
BITS[2:0]
ADC
DIR
DITOUT
CHANNEL STATUS
AND USER BITS
Figure 40. Digital Output Transmitter Block Diagram
04
75
6-
0
41
DIR
DIRIN
AUDIO
DATA
RECOVERED
CLOCK
CHANNEL STATUS/
USER BITS
Figure 41. Digital Input Receiver Block Diagram
047
56-
04
2
DIR BLOCK
DIR_LF
3.3k
100nF
AVDD
6.8nF
Figure 42. DIR Loop Filter Components
相關(guān)PDF資料
PDF描述
ADDAC80-CBI-V IC DAC 12BIT LOW COST 24-CDIP
ADG1201BRJZ-R2 IC SWITCH SPST NO SOT23
ADG1204YRUZ-REEL7 IC MULTIPLEXER 4X1 14TSSOP
ADG1207YRUZ-REEL7 IC MULTIPLEXER DUAL 8X1 28TSSOP
ADG1209YRZ IC MULTIPLEXER DUAL 4X1 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV803ASTZ-REEL 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADAV804AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV804ASTZ 制造商:Analog Devices 功能描述:
ADB.1X40 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA
ADB0039 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*