- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1895 > ADAV803ASTZ (Analog Devices Inc)IC CODEC AUDIO R-DVD 3.3V 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAV803ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/60頁 |
| 文件大小： | 0K |
| 描述： | IC CODEC AUDIO R-DVD 3.3V 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 無 |
| 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 102 / 101 |
| 電壓 - 電源，模擬： | 3 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
| 配用： | EVAL-ADAV803EBZ-ND - BOARD EVALUATION FOR ADAV803 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV803
Rev. A | Page 22 of 60
PLL SECTION
The ADAV803 features a dual PLL configuration to generate
independent system clocks for asynchronous operation.
Figure 37 shows the block diagram of the PLL section. The PLL
generates the internal and system clocks from a 27 MHz clock.
This clock is generated either by a crystal connected between
XIN and XOUT, as shown in Figure 35, or from an external
clock source connected directly to XIN. A 54 MHz clock can
also be used, if the internal clock divider is used.
CC
0
47
56-
035
XTAL
XI
N
XO
U
T
Figure 35. Crystal Connection
Both PLLs (PLL1 and PLL2) can be programmed independently
and can accommodate a range of sampling rates (32 kHz
/44.1 kHz/48 kHz) with selectable system clock oversampling
rates of 256 and 384. Higher oversampling rates can also be
selected by enabling the doubling of the sampling rate to give
512 or 768 × fS ratios. Note that this option also allows
oversampling ratios of 256 or 384 at double sample rates of
64 kHz /88.2 kHz/96 kHz.
The PLL outputs can be routed internally to act as clock sources
for the other component blocks such as the ADC and DAC. The
outputs of the PLLs are also available on the three SYSCLK pins.
Figure 38 shows how the PLLs can be configured to provide the
sampling clocks.
Table 7. PLL Frequency Selection Options
MCLK Selection
PLL
Sample Rate, fS
(kHz)
Normal fS
Double fS
1
32/44.1/48
256/384 × fS
512/768 × fS
64/88.2/96
256/384 × fS
2A
32/44.1/48
256/384 × fS
512/768 × fS
64/88.2/96
256/384 × fS
2B
Same as fS selected
for PLL 2A
256/512 × fS
The PLLs require some external components to operate
correctly. These components, shown in Figure 36, form a loop
filter that integrates the current pulses from a charge pump and
produces a voltage that is used to tune the VCO. Good quality
capacitors, such as PPS film, are recommended. Figure 37
shows a block diagram of the PLL section, including the master
clock selection. Figure 38 shows how the clock frequencies at
the clock output pins, SYSCLK1 to SYSCLK3, and the internal
PLL clock values, PLL1 and PLL2, are selected.
The clock nodes, PLL1 and PLL2, can be used as master clocks
for the other blocks in the ADAV803, such as the DAC or ADC.
The PLL has separate supply and ground pins, which should be
as clean as possible to prevent electrical noise from being
converted into clock jitter by coupling onto the loop filter pins.
047
56-
03
6
PLL BLOCK
PLL_LFx
732
1.2F
AVDD
10nF
Figure 36. PLL Loop Filter
04
75
6-
0
37
MCLKI
MCLKO
XOUT
XIN
REG 0x74
BIT 5
REG 0x74
BIT 4
REG 0x78
BIT 6
REG 0x78
BIT 7
PHASE
DETECTOR
AND LOOP
FILTER
PLL_LF1
PLL1
SYSCLK1
SYSCLK2
SYSCLK3
PLL_LF2
÷2
VCO
÷N
OUTPUT
SCALER N1
PHASE
DETECTOR
AND LOOP
FILTER
PLL2
VCO
÷N
OUTPUT
SCALER N2
OUTPUT
SCALER N3
Figure 37. PLL Section Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADDAC80-CBI-V | IC DAC 12BIT LOW COST 24-CDIP |
| ADG1201BRJZ-R2 | IC SWITCH SPST NO SOT23 |
| ADG1204YRUZ-REEL7 | IC MULTIPLEXER 4X1 14TSSOP |
| ADG1207YRUZ-REEL7 | IC MULTIPLEXER DUAL 8X1 28TSSOP |
| ADG1209YRZ | IC MULTIPLEXER DUAL 4X1 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV803ASTZ-REEL | 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADAV804AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
| ADAV804ASTZ | 制造商:Analog Devices 功能描述: |
| ADB.1X40 | 制造商:FACOM 功能描述:SCREWDRIVER STUB POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1 制造商:FACOM 功能描述:SCREWDRIVER, STUB, POZI NO.1; Overall Length:90mm; Blade Length:40mm; SVHC:No SVHC (19-Dec-2012); Range:PZ1; Screwdriver Type:Pozi; Tip / Nozzle Size:PZ1; Tip / Nozzle Style:Pozidriv ;RoHS Compliant: NA |
| ADB0039 | 制造商:AVOCENT 功能描述:Cyclades - Crossover adapter - RJ-45 (M) - RJ-45 (F) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。