Master clock = 12.288 MHz, PLL is active in integer mode at a 25" />
參數(shù)資料
型號: ADAU1781BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 89/92頁
文件大小: 0K
描述: IC SIGMADSP CODEC LN 32LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類型: 立體聲音頻
數(shù)據(jù)接口: I²C,串行,SPI?
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 100 / 105(差分),100 / 103(單端)
動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 99.2 / 105(差分),99.2 / 103(單端)
電壓 - 電源,模擬: 1.8 V ~ 3.65 V
電壓 - 電源,數(shù)字: 1.63 V ~ 3.65 V
工作溫度: -25°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤
ADAU1781
Rev. B| Page 9 of 92
TYPICAL POWER MANAGEMENT MEASUREMENTS
Master clock = 12.288 MHz, PLL is active in integer mode at a 256 × fS input rate for fS = 48 kHz, analog and digital input tones are
1 dBFS with a frequency of 1 kHz. Analog input and output are simultaneously active. Pseudo differential stereo input is routed to
ADCs, and DACs are routed to stereo line output with a 16 kΩ load. ADC input at 1 dBFS, DAC input at 0 dBFS. The speaker output is
disabled. The serial port is configured in slave mode. The beep path is disabled. SigmaDSP processing is enabled. Current measurements
are given in units of mA rms.
Table 4. Mixer Boost and Power Management Conditions
Operating Voltage
Power Management Mode1
Mixer Boost Mode2
Typical AVDD Current
Consumption (mA)
Typical ADC
THD + N (dB)
Typical Line Output
THD + N (dB)
AVDD = IOVDD = 3.3 V
Normal (default)
Normal operation
16.84
88.5
93.0
Boost Level 1
16.88
88.5
93.0
Boost Level 2
16.92
88.5
93.0
Boost Level 3
17.00
88.5
93.0
Extreme power saving
Normal operation
15.66
88.0
87.5
Boost Level 1
15.68
88.0
87.5
Boost Level 2
15.70
88.0
87.5
Boost Level 3
15.75
88.0
87.5
Enhanced performance
Normal operation
17.43
88.5
94.5
Boost Level 1
17.50
88.5
94.5
Boost Level 2
17.53
88.5
94.5
Boost Level 3
17.63
88.5
94.5
Power saving
Normal operation
16.25
89.0
90.5
Boost Level 1
16.28
89.0
90.5
Boost Level 2
16.31
89.0
90.5
Boost Level 3
16.38
89.0
90.5
AVDD = IOVDD = 1.8 V
Normal (default)
Normal operation
15.15
88.5
89.5
Boost Level 1
15.19
88.5
89.5
Boost Level 2
15.23
88.5
89.5
Boost Level 3
15.30
88.5
89.5
Extreme power saving
Normal operation
14.03
86.5
85.5
Boost Level 1
14.05
86.5
85.5
Boost Level 2
14.07
86.5
85.5
Boost Level 3
14.12
86.5
85.5
Enhanced performance
Normal operation
15.71
88.5
90.5
Boost Level 1
15.76
88.5
90.5
Boost Level 2
15.81
88.5
90.5
Boost Level 3
15.89
88.5
90.5
Power saving
Normal operation
14.59
88.0
Boost Level 1
14.62
88.0
Boost Level 2
14.65
88.0
Boost Level 3
14.71
88.0
1 Set by Register 0x4009, Bits[4:1], and Register 0x4029, Bits[5:2].
2 Set by Register 0x4009, Bits[6:5].
DIGITAL FILTERS
Table 5.
Parameter
Mode
Factor
Min
Typ
Max
Unit
ADC DECIMATION FILTER
All modes, typ value is for 48 kHz
Pass Band
0.4375 × f
S
21
kHz
Pass-Band Ripple
±0.015
dB
Transition Band
0.5 × f
S
24
kHz
Stop Band
0.5625 × f
S
27
kHz
Stop-Band Attenuation
70
dB
Group Delay
22.9844/f
S
479
s
相關(guān)PDF資料
PDF描述
VI-BVM-IX-B1 CONVERTER MOD DC/DC 10V 75W
MC9S12XA256VAL IC MCU 256K FLASH 112-LQFP
VI-26F-IY-F1 CONVERTER MOD DC/DC 72V 50W
VI-B24-IY-F1 CONVERTER MOD DC/DC 48V 50W
VI-B23-IY-F2 CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1781BCPZ-RL 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Noise Stereo Codec with SigmaDSP Processing Core
ADAU1781BCPZ-RL7 功能描述:IC SIGMADSP CODEC LN 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1961 制造商:AD 制造商全稱:Analog Devices 功能描述:Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
ADAU1961WBCPZ 功能描述:IC STEREO AUD CODEC LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率(位):15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源,模擬:2.7 V ~ 3.3 V 電壓 - 電源,數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR(5x5) 包裝:帶卷 (TR) 其它名稱:296-21257-2
ADAU1961WBCPZ-R7 功能描述:IC STEREO AUD CODEC LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)