參數(shù)資料
型號(hào): ADAU1781BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 81/92頁(yè)
文件大?。?/td> 0K
描述: IC SIGMADSP CODEC LN 32LFCSP
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類(lèi)型: 立體聲音頻
數(shù)據(jù)接口: I²C,串行,SPI?
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變: 無(wú)
S/N 比,標(biāo)準(zhǔn) ADC / DAC (db): 100 / 105(差分),100 / 103(單端)
動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db): 99.2 / 105(差分),99.2 / 103(單端)
電壓 - 電源,模擬: 1.8 V ~ 3.65 V
電壓 - 電源,數(shù)字: 1.63 V ~ 3.65 V
工作溫度: -25°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤(pán)
ADAU1781
Rev. B | Page 82 of 92
DIGITAL SUBSYSTEM CONFIGURATION
Register 16512 (0x4080), Digital Power-Down 0
Bit 7, ADC Engine
Setting this bit to 0 disables the ADCs and the digital micro-
phone inputs.
Bit 6, Memory Controller
Setting this bit to 0 disables all memory access, which disables
the SigmaDSP core, ADCs, and DACs, as well as prohibits memory
access via the control port.
Bit 5, Clock Domain Transfer
Setting this bit to 0—in conjunction with Bit 4, serial ports—
disables the serial ports.
Bit 4, Serial Ports
Setting this bit to 0—in conjunction with Bit 5, clock domain
transfer—disables the serial ports.
Bit 3, Serial Output Routing
Setting this bit to 0 disables the routing paths for the record signal
path, which goes from the SigmaDSP core to the serial port output.
Bit 2, Serial Input Routing
Setting this bit to 0 disables the routing paths for the play-
back signal path, which goes from the serial input ports to the
SigmaDSP core.
Bit 1, Serial Port, ADC, DAC, and Frame Pulse Clock
Generator
Setting this bit to 0 disables the internal clock generator, which
generates all master clocks for the serial ports, SigmaDSP core,
ADCs, and DACs. This bit must be enabled if audio is being
passed through the ADAU1781.
Bit 0, SigmaDSP Core
Setting this bit to 0 disables the SigmaDSP core and makes the
memory inaccessible. This bit must be enabled in order to
process audio and change parameter values.
Table 71. Digital Power-Down 0 Register
Bit
Description
Default
7
ADC engine
0
0: disabled
1: enabled
6
Memory controller
0
0: disabled
1: enabled
5
Clock domain transfer (when using the serial ports)
0
0: disabled
1: enabled
4
Serial ports
0
0: disabled
1: enabled
3
Serial output routing
0
0: disabled
1: enabled
2
Serial input routing
0
0: disabled
1: enabled
1
Serial port, ADC, DAC, and frame pulse clock generator
0
0: disabled
1: enabled
0
SigmaDSP core
0
0: disabled
1: enabled
相關(guān)PDF資料
PDF描述
VI-BVM-IX-B1 CONVERTER MOD DC/DC 10V 75W
MC9S12XA256VAL IC MCU 256K FLASH 112-LQFP
VI-26F-IY-F1 CONVERTER MOD DC/DC 72V 50W
VI-B24-IY-F1 CONVERTER MOD DC/DC 48V 50W
VI-B23-IY-F2 CONVERTER MOD DC/DC 24V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1781BCPZ-RL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Noise Stereo Codec with SigmaDSP Processing Core
ADAU1781BCPZ-RL7 功能描述:IC SIGMADSP CODEC LN 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1961 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
ADAU1961WBCPZ 功能描述:IC STEREO AUD CODEC LP 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率(位):15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源,模擬:2.7 V ~ 3.3 V 電壓 - 電源,數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR(5x5) 包裝:帶卷 (TR) 其它名稱(chēng):296-21257-2
ADAU1961WBCPZ-R7 功能描述:IC STEREO AUD CODEC LP 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)