參數(shù)資料
型號(hào): ADAU1761BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 73/92頁(yè)
文件大小: 0K
描述: IC SIGMADSP CODEC PLL 32LFCSP
設(shè)計(jì)資源: Stereo Digital Microphone Input Using ADAU1761 and ADMP421 (CN0078)
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
類型: 音頻編解碼器
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
電壓 - 電源,模擬: 1.8 V ~ 3.65 V
電壓 - 電源,數(shù)字: 1.63V ~ 3.65V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 776 (CN2011-ZH PDF)
配用: EVAL-ADAU1761Z-ND - BOARD EVAL FOR ADAU1761
ADAU1761
Rev. C | Page 75 of 92
R34: Playback Pop/Click Suppression, 16,424 (0x4028)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
POPMODE
POPLESS
ASLEW[1:0]
Reserved
Table 68. Playback Pop/Click Suppression Register
Bits
Bit Name
Description
4
POPMODE
Pop suppression circuit power saving mode. The pop suppression circuits charge faster in normal operation;
however, after they are charged, they can be put into low power operation.
0 = normal (default).
1 = low power.
3
POPLESS
Pop suppression disable. The pop suppression circuits are enabled by default. They can be disabled to save
power; however, disabling the circuits increases the risk of pops and clicks.
0 = enabled (default).
1 = disabled.
[2:1]
ASLEW[1:0]
Analog volume slew rate for playback volume controls.
Setting
Slew Rate
00
21.25 ms (default)
01
42.5 ms
10
85 ms
11
Off
R35: Playback Power Management, 16,425 (0x4029)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
HPBIAS[1:0]
DACBIAS[1:0]
PBIAS[1:0]
PREN
PLEN
Table 69. Playback Power Management Register
Bits
Bit Name
Description
[7:6]
HPBIAS[1:0]
Headphone bias control.
Setting
Headphone Bias Control
00
Normal operation (default)
01
Extreme power saving
10
Enhanced performance
11
Power saving
[5:4]
DACBIAS[1:0]
DAC bias control.
Setting
DAC Bias Control
00
Normal operation (default)
01
Extreme power saving
10
Enhanced performance
11
Power saving
[3:2]
PBIAS[1:0]
Playback path channel bias control.
Setting
Playback Path Bias Control
00
Normal operation (default)
01
Reserved
10
Enhanced performance
11
Power saving
1
PREN
Playback right channel enable.
0 = disabled (default).
1 = enabled.
0
PLEN
Playback left channel enable.
0 = disabled (default).
1 = enabled.
相關(guān)PDF資料
PDF描述
MC9328MXSVP10R2 IC MCU I.MXS 100MHZ 225-MAPBGA
MC9S12XEQ384CAG MCU 16BIT 384K FLASH 144-LQFP
VE-B4W-IW-B1 CONVERTER MOD DC/DC 5.5V 100W
MC705C8ACFNER IC MCU 8BIT 44-PLCC
MC908GZ32MFAE IC MCU 8BIT 32K FLASH 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1761BCPZ 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32
ADAU1761BCPZ-R7 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1761BCPZ-RL 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAU1772BCPZ 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
ADAU1772BCPZ-R7 功能描述:接口—CODEC Low Latency Noise and Power CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel