參數(shù)資料
型號(hào): AD9911BCPZ
廠商: Analog Devices Inc
文件頁數(shù): 43/44頁
文件大?。?/td> 0K
描述: IC DDS 500MSPS DAC 10BIT 56LFCSP
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝: 1
分辨率(位): 10 b
主 fclk: 500MHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 1.71 V ~ 1.96 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 托盤
配用: AD9911/PCBZ-ND - BOARD EVAL FOR AD9911
AD9911
Rev. 0 | Page 8 of 44
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DATA LATENCY (PIPELINE DELAY) SINGLE-
TONE MODE2, 3
Frequency, Phase, and Amplitude Words to
DAC Output with Matched Latency Enabled
29
SYSCLK
cycles
Frequency Word to DAC Output with
Matched Latency Disabled
29
SYSCLK
cycles
Phase Offset Word to DAC Output with
Matched Latency Disabled
25
SYSCLK
cycles
Amplitude Word to DAC Output with
Matched Latency Disabled
17
SYSCLK
cycles
DATA LATENCY (PIPELINE DELAY)
MODULATION MODE4
Frequency Word to DAC Output
34
SYSCLK
Cycles
Phase Offset Word to DAC Output
29
SYSCLK
Cycles
Amplitude Word to DAC Output
21
SYSCLK
Cycles
DATA LATENCY (PIPELINE DELAY) LINEAR
SWEEP MODE4
Frequency Rising/Falling Delta Tuning Word
to DAC Output
41
SYSCLK
Cycles
Phase Offset Rising/Falling Delta Tuning
Word to DAC Output
37
SYSCLK
Cycles
Amplitude Rising/Falling Delta Tuning Word
to DAC Output
29
SYSCLK
Cycles
1 For the VCO frequency range of 160 MHz to 255 MHz, the appropriate setting for the VCO gain bit is dependent upon supply, temperature and process. Therefore, in a
production environment this frequency band must be avoided.
2 Data latency is reference to the I/O_UPDATE pin.
3 Data latency is fixed and the units are system clock (SYSCLK) cycles
4 Data latency is referenced to a profile change.
相關(guān)PDF資料
PDF描述
VE-B11-IY-F4 CONVERTER MOD DC/DC 12V 50W
VE-B11-IY-F1 CONVERTER MOD DC/DC 12V 50W
VE-2WZ-IY-F4 CONVERTER MOD DC/DC 2V 20W
VE-2WZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VE-2WZ-IX-F2 CONVERTER MOD DC/DC 2V 30W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9911BCPZ-REEL7 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD9912 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
AD9912/PCBZ 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS
AD9912A/PCBZ 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
AD9912ABCPZ 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率(位):10 b 主 fclk:25MHz 調(diào)節(jié)字寬(位):32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)