- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10978 > AD9911BCPZ (Analog Devices Inc)IC DDS 500MSPS DAC 10BIT 56LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9911BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| 產(chǎn)品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 托盤 |
| 配用： | AD9911/PCBZ-ND - BOARD EVAL FOR AD9911 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9911
Rev. 0 | Page 32 of 44
Single-Bit Serial (2- and 3-Wire) Modes
The single-bit serial mode interface allows read/write access to
all registers that configure the AD9911. MSB-first or LSB-first
transfer formats and the SYNC_I/O function are supported.
In 2-wire mode, the SDIO_0 pin is the single serial data I/O pin.
In 3-wire mode, the SDIO_0 pin is the serial data input pin and
the SDIO_2 pin is the output. For both modes, the SDIO_3 pin
is configured as an input and operates as the SYNC_I/O pin.
The SDIO_1 pin is unused.
2-Bit Mode
The SPI port operation in 2-bit mode is identical to the SPI port
operation in single bit mode, except that two bits of data are
registered on each rising edge of SCLK, cutting in half the
number of cycles required to program the device. The SDIO_0
pin contains the even numbered data bits using the notation D
<7:0> while the SDIO_1 pin contains the odd numbered data
bits regardless of whether in MSB- or LSB-first format (see
4-Bit Mode
The SPI port in 4-bit mode is identical to the SPI port in single
bit mode, except that four bits of data are registered on each
rising edge of SCLK.
This reduces by 75% the number of cycles required to program
the device. Note that when reprogramming the device for 4-bit
mode, it is important to keep the SDIO_3 pin at Logic 0 until
the device is programmed out of the single bit serial mode.
Failure to do so can result in the I/O port controller being out of
sequence.
I/O modes available. Both MSB and LSB-first modes are shown.
LSB-first bits are shown in parenthesis. The clock stall low/high
feature shown is not required, but rather is used to show that
data (SDIO) must have the proper setup time relative to the
rising edge of SCLK.
I/O mode available. Both MSB and LSB-first modes are shown.
LSB-first bits are shown in parenthesis. The clock stall low/high
feature shown is not required. It is used to show that data
(SDIO) must have the proper set-up time relative to the rising
edge of SCLK for the instruction byte and the read data that
follows the falling edge of SCLK.
SCLK
SDIO_0
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
CS
I7
(I0)
I6
(I1)
I5
(I2)
I4
(I3)
I3
(I4)
I2
(I5)
I1
(I6)
I0
(I7)
D7
(D0)
D6
(D1)
D5
(D2)
D4
(D3)
D3
(D4)
D2
(D5)
D1
(D6)
D0
(D7)
05
78
5-
04
7
Figure 50. Single-Bit Serial Mode Write Timing—Clock Stall Low
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
CS
SCLK
SDIO_1
SDIO_0
D7
(D1)
D5
(D3)
D3
(D5)
D1
(D7)
D6
(D0)
D4
(D2)
D2
(D4)
D0
(D6)
I6
(I0)
I4
(I2)
I2
(I4)
I0
(I6)
I7
(I1)
I5
(I3)
I3
(I5)
I1
(I7)
05
78
5-
0
48
Figure 51. 2-Bit Mode Write Timing—Clock Stall Low
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B11-IY-F4 | CONVERTER MOD DC/DC 12V 50W |
| VE-B11-IY-F1 | CONVERTER MOD DC/DC 12V 50W |
| VE-2WZ-IY-F4 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IY-F1 | CONVERTER MOD DC/DC 2V 20W |
| VE-2WZ-IX-F2 | CONVERTER MOD DC/DC 2V 30W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9911BCPZ-REEL7 | 功能描述:IC DDS 500MSPS DAC 10BIT 56LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9912 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer w/ 14-bit DAC |
| AD9912/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 1 GSPS Direct Digital Synthesizer W/ 14-Bit DAC 制造商:Analog Devices 功能描述:EVAL KIT FOR 1 GSPS DIRECT DGTL SYNTHESIZER W/ 14BIT DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION BOARD AD9912 1GSPS DDS |
| AD9912A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9912 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| AD9912ABCPZ | 功能描述:IC DDS 1GSPS DAC 14BIT 64LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。