- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11804 > AD9887AKSZ-170 (Analog Devices Inc)IC INTRFACE ANALOG/DVI 160-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD9887AKSZ-170 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTRFACE ANALOG/DVI 160-MQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 圖形卡，VGA 接口 |
| 接口： | 模擬和數(shù)字 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 封裝/外殼： | 160-BQFP |
| 供應(yīng)商設(shè)備封裝： | 160-MQFP（28x28） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
–32–
AD9887
A Logic 1 enables the external CKEXT input pin. In this
mode, the PLL Divide Ratio (PLLDIV) is ignored. The
clock phase adjust (PHASE) is still functional.
The power-up default value is EXTCLK = 0.
0F
2
Red Clamp Select
A bit that determines whether the red channel is clamped
to ground or to midscale. For RGB video, all three chan-
nels are referenced to ground. For YcbCr (or YUV), the
Y channel is referenced to ground, but the CbCr channels
are referenced to midscale. Clamping to midscale actually
clamps to Pin 118, RCLAMPV.
Table XXII. Red Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 118)
The default setting for this register is 0.
0F
1
Green Clamp Select
A bit that determines whether the green channel is clamped
to ground or to midscale.
Table XXIII. Green Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 109)
The default setting for this register is 0.
0F
0
Blue Clamp Select
A bit that determines whether the blue channel is clamped
to ground or to midscale.
Table XXIV. Blue Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 99)
The default setting for this register is 0.
MODE CONTROL 2
10
7
Clk Inv Data Output Clock Invert
A control bit for the inversion of the output data clocks,
(Pins 134, 135). This function works only for the digital
interface. When not inverted, data is output on the rising
edge of the data clock. See timing diagrams to see how
this affects timing.
Table XXV. Clock Output Invert Settings
Clk Inv
Function
0
Not Inverted
1
Inverted
The default for this register is 0, not inverted.
10
6
Pix Select
This bit selects either 1 or 2 pixels per clock mode for the
digital interface. It determines whether the data comes out
of a single port (even port only), at the full data rate or
out of two ports (both even and odd ports), at one-half
the full data rate per port. A Logic 0 selects 1 pixel per
clock (even port only). A Logic 1 selects 2 pixels per clock
(both ports). See the Digital Interface Timing Diagrams,
Figures 29 to 32, for a visual representation of this function.
Note: This function operates exactly like the DEMUX
function on the analog interface.
Table XXVI. Pix Select Settings
Pix Select
Function
0
1 Pixel per Clock
1
2 Pixels per Clock
The default for this register is 0, 1 pixel per clock.
10
5, 4
Output Drive
These two bits select the drive strength for the high-speed
digital outputs (all data output and clock output pins).
Higher drive strength results in faster rise/fall times and in
general makes it easier to capture data. Lower drive strength
results in slower rise/fall times and helps to reduce EMI
and digitally generated power supply noise. The exact
timing specications for each of these modes are specied
in Table VII.
Table XXVII. Output Drive Strength Settings
Bit 5
Bit 4
Result
1
High Drive Strength
1
0
Medium Drive Strength
0
X
Low Drive Strength
The default for this register is 11, high drive strength. (This
option works on both the analog and digital interfaces.)
10
3 PDO—Power-Down Outputs
A bit that can put the outputs in a high impedance mode.
This applies only to the 48 data output pins and the two
data clock output pins.
Table XXVIII. Power-Down Output Settings
CKINV
Function
0
Normal Operation
1
Three-State
The default for this register is 0. (This option works on
both the analog and digital interfaces.)
10
2
Sync Detect Polarity
This pin controls the polarity of the Sync Detect output
pin (Pin 136).
Table XXIX. Sync Detect Polarity Settings
Polarity
Function
0
Activity = Logic 1 Output
1
Activity = Logic 0 Output
The default for this register is 0. (This option works on
both the analog and digital interfaces.)
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B5T-IX-F2 | CONVERTER MOD DC/DC 6.5V 75W |
| VE-B5T-IX-F1 | CONVERTER MOD DC/DC 6.5V 75W |
| AT89C51CC03C-RDRIM | IC 8051 MCU FLASH 64K 64VQFP |
| D38999/24FC8SN | CONN RCPT 8POS JAM NUT W/SCKT |
| MS27473T18A35S | CONN PLUG 66POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9887AKSZ-170 | 制造商:Analog Devices 功能描述:IC DUAL DISPLAY INTERFACE |
| AD9887AKSZ-1701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Display |
| AD9887APCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887KS-100 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk |
| AD9887KS-140 | 制造商:Analog Devices 功能描述:Interface for Flat Panel Display 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DUAL A/D INTERFACE FOR FLAT PANEL - Bulk 制造商:Analog Devices 功能描述:IC INTERFACE DUAL DISPLAY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。