- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9779ABSVZRL (Analog Devices Inc)DAC 16BIT 1.0GSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9779ABSVZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 46/56頁 |
| 文件大小： | 0K |
| 描述： | DAC 16BIT 1.0GSPS 100-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016) Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017) Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018) Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019) Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020) Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021) |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776A/AD9778A/AD9779A
Rev. B | Page 50 of 56
SYNCHRONIZING DEVICES TO A SYSTEM CLOCK
The AD9776A/AD9778A/AD9779A offer a pulse mode synchro-
nization scheme (see Figure 89) to align the DAC outputs of
multiple devices within a system to the same DACCLK edge.
The internal clocks are synchronized by providing either a one-
time pulse or a periodic signal to the SYNC_I inputs (SYNC_I+,
SYNC_I). The SYNC_I signal is sampled by the internal
DACCLK sample rate clock.
The SYNC_I input frequency has the following constraint:
fSYNC_I ≤ fDATA
When the internal clocks are synchronized, the data-sampling
clocks between all devices are phase aligned. The data input
timing relationships can be referenced to either REFCLK or
DATACLK.
For this synchronization scheme, all devices are slave devices,
and the system clock generation/distribution chip serves as the
master. It is vital that the SYNC_I signal be distributed between
the DACs with low skew. Likewise, the REFCLK signals must be
distributed with low skew. Any skew on these signals between the
DACs must be accounted for in the timing budget. Figure 89
shows an example clock and synchronization input scheme.
Figure 90 shows the timing of the SYNC_I input with respect to
the REFCLK input. Note that although the timing is relative to
the REFCLK signal, SYNC_I is sampled at the DACCLK rate.
This means that the rising edge of the SYNC_I signal must occur
after the hold time of the preceding DACCLK rising edge, not
the preceding REFCLK rising edge.
INTERRUPT REQUEST OPERATION
The IRQ pin (Pin 71) acts as an alert in the event that the
device has a timing error and should be queried (by reading
Register 0x19) to determine the exact fault condition. The IRQ pin
is an open-drain, active low output. The IRQ pin should be pulled
high external to the device. This pin can be tied to the IRQ pins
of other devices with open-drain outputs to wire-OR these pins
together.
There are two different error flags that can trigger an interrupt
request: a data timing error flag or a sync timing error flag. By
default, when either or both of these error flags are set, the IRQ pin
is active low. Either or both of these error flags can be masked
to prevent them from activating an interrupt on the IRQ pin.
The error flags are latched and remain active until the interrupt
register, Register 0x19, is either read from or the error flag bits
are overwritten.
SYSTEM CLOCK
LOW SKEW
CLOCK DRIVER
LOW SKEW
CLOCK DRIVER
MATCHED
LENGTH TRACES
REFCLK
SYNC_I
REFCLK
SYNC_I
OUT
MATCHED
LENGTH TRACES
PULSE
GENERATOR
06
45
2-
31
1
Figure 89. Multichip Synchronization in Pulse Mode
DACCLK
REFCLK
SYNC_I
tS_SYNC
tH_SYNC
06
45
2-
31
2
Figure 90. Timing Diagram of SYNC_I with Respect to REFCLK When Synchronizing Multiple Devices to Each Other
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977ABNZ | IC ADC 16BIT 200KSPS 20DIP |
| AD9781BCPZ | IC DAC 14BT 500MSPS LVDS 72LFCSP |
| AD9877ABSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9878BSTZ | IC FRONT-END MIXED-SGNL 100-LQFP |
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9779A-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9779A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9779A-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AMOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AXSVZ | 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk |
| AD9779BSV | 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。