- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9779ABSVZRL (Analog Devices Inc)DAC 16BIT 1.0GSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9779ABSVZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAC 16BIT 1.0GSPS 100-TQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 設(shè)計資源： | Interfacing ADL5370 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0016) Interfacing ADL5371 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0017) Interfacing ADL5372 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0018) Interfacing ADL5373 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0019) Interfacing ADL5374 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0020) Interfacing ADL5375 to AD9779A Dual-Channel, 1 GSPS High Speed DAC (CN0021) |
| 標準包裝： | 1,000 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 4 電流，單極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776A/AD9778A/AD9779A
Rev. B | Page 25 of 56
THEORY OF OPERATION
The AD9776A/AD9778A/AD9779A have many features that
make them highly suited for wired and wireless communications
systems. The dual digital signal path and dual DAC structure
allow an easy interface with common quadrature modulators
when designing single sideband transmitters. The speed and
performance of the parts allow wider bandwidths and more
carriers to be synthesized than in previously available DACs.
The digital engine uses an innovative filter architecture that
combines the interpolation with a digital quadrature modulator.
This allows the parts to perform digital quadrature frequency
upconversions. The on-chip synchronization circuitry enables
multiple devices to be synchronized to each other, or to a
system clock.
DIFFERENCES BETWEEN AD9776/AD9778/
AD9779 AND AD9776A/AD9778A/AD9779A
REFCLK Maximum Frequency vs. Supply
With some restrictions on the DVDD18 and CVDD18 power
supplies, the AD9776A/AD9778A/AD9779A support a maxi-
mum sample rate of 1100 MHz. Table 2 lists the valid operating
frequencies vs. power supply voltage.
REFCLK Amplitude
With a differential sinusoidal clock applied to REFCLK, the
PLL on the AD9776/AD9778/AD9779 does not achieve optimal
noise performance unless the REFCLK differential amplitude is
increased to 2 V p-p. Note that if an LVPECL driver is used on the
AD9776/AD9778/AD9779, the PLL exhibits optimal performance
if the REFCLK amplitude is well within LVPECL specifications
(<1.6 V p-p differential). The design of the PLL on the AD9779A
has been improved so that even with a sinusoidal clock, the PLL
still achieves optimal amplitude if the swing is 1.6 V p-p.
PLL Lock Ranges
The individual lock ranges for the AD9776A/AD9778A/AD9779A
PLL are wider than those for the AD9776/AD9778/AD9779.
This means that the AD9776A/AD9778A/AD9779A PLL
remains in lock in a given range over a wider temperature range
than the AD9776/AD9778/AD9779. See Table 23 for PLL lock
ranges for the AD9776A/AD9778A/AD9779A.
PLL Optimal Settings
The optimal settings for the AD9776/AD9778/AD9779 differ
from the AD9776A/AD9778A/AD9779A. Refer to the PLL Bias
Settings section for complete details.
Input Data Delay Line, Manual and Automatic
Correction Modes
The AD9776A/AD9778A/AD9779A can be programmed to not
only sense when the timing margin on the input data falls below
a preset threshold but to also take action. The device can be
programmed to either set the IRQ (pin and register) or
automatically reoptimize the timing input data timing.
Input Data Timing
See Table 28 for timing specifications vs. temperature. The
input data timing specifications (setup and hold) are different
for the AD9776A/AD9778A/AD9779A than they are for the
AD9776/AD9778/AD9779.
DATACLK Delay Range
In the AD9776/AD9778/AD9779, the input data delay was
controlled by Register 0x04, Bits[7:4]. At 25°C, the delay was
stepped by approximately 180 ps/increment. In the AD9776A/
AD9778A/AD9779A, an extra bit has been added, which effectively
doubles the delay range. This bit is now located at Register 0x01,
Bit 1. The increment/step on the AD9776A/AD9778A/AD9779A
remains at ~180 ps.
Version Register
The version register (Register 0x1F) of the AD9776A/AD9778A/
AD9779A reads a value of 0x07. The version register of the
AD9776/AD9778/AD9779 reads a value of 0x03.
Table 10. Register Value Differences Between AD9776/AD9778/AD9779 and AD9776A/AD9778A/AD9779A
Part No.
PLL Loop Bandwidth,
Register 0x0A, Bits[4:0]
PLL Bias,
Register 0x09, Bits[2:0]
VCO Control Voltage,
Register 0x0A, Bits[7:5]
PLL VCO Drive,
Register 0x08, Bits[1:0]
AD9776/AD9778/AD9779
11111
111
010
00
AD9776A/AD9778A/AD9779A
01111
011
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD977ABNZ | IC ADC 16BIT 200KSPS 20DIP |
| AD9781BCPZ | IC DAC 14BT 500MSPS LVDS 72LFCSP |
| AD9877ABSZ | IC PROCESSOR FRONT END 100MQFP |
| AD9878BSTZ | IC FRONT-END MIXED-SGNL 100-LQFP |
| AD9879BSZ | IC PROCESSOR FRONT END 100MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9779A-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9779A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9779A-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AMOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
| AD9779AXSVZ | 制造商:Analog Devices 功能描述:DUAL 16-BIT, 1 GSPS, DIGITAL-TO-ANALOG CONVERTER - Bulk |
| AD9779BSV | 制造商:Analog Devices 功能描述:DAC 2CH INTERPOLATION FLTR 16BIT 100TQFP EP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。