- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7851ANZ (Analog Devices Inc)IC ADC 14BIT SRL 333KSPS 24-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7851ANZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SRL 333KSPS 24-DIP |
| 產品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標準包裝： | 15 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 333k |
| 數(shù)據(jù)接口： | 8051，QSPI?，串行，SPI? µP |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 89.25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個偽差分，單極；1 個偽差分，雙極 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
–13–
REV. B
AD7851
CALIBRATION REGISTERS
The AD7851 has 10 calibration registers in all, 8 for the DAC, 1 for the offset, and 1 for gain. Data can be written to or read from all
10 calibration registers. In self- and system calibration, the part automatically modifies the calibration registers; only if the user needs
to modify the calibration registers should an attempt be made to read from and write to the calibration registers.
Addressing the Calibration Registers
The calibration selection bits in the control register, CALSLT1 and CALSLT0, determine which of the calibration registers are
addressed (see Table IV). The addressing applies to both the read and write operations for the calibration registers. The user
should not attempt to read from and write to the calibration registers at the same time.
Table IV. Calibration Register Addressing
CALSLT1
CALSLT0
This Combination Addresses the
0
Gain (1), Offset (1) and DAC Registers (8). Ten registers in total.
0
1
Gain (1) and Offset (1) Registers. Two registers in total.
1
0
Offset Register. One register in total.
1
Gain Register. One register in total.
Writing to/Reading from the Calibration Registers
For writing to the calibration registers, a write to the control reg-
ister is required to set the CALSLT0 and CALSLT1 bits. For
reading from the calibration registers, a write to the control regis-
ter is required to set the CALSLT0 and CALSLT1 bits, but also
to set the RDSLT1 and RDSLT0 bits to 10 (this addresses the
calibration registers for reading). The calibration register pointer
is reset on writing to the control register setting the CALSLT1
and CALSLT0 bits, or upon completion of all the calibration
register write/read operations. When reset, it points to the first
calibration register in the selected write/read sequence. The cali-
bration register pointer will point to the gain calibration register
upon reset in all but one case, this case being where the offset
calibration register is selected on its own (CALSLT1 = 1,
CALSLT0 = 0). Where more than one calibration register is being
accessed, the calibration register pointer will be automatically
incremented after each calibration register write/read operation.
The order in which the 10 calibration registers are arranged is
shown in Figure 7. The user may abort at any time before all
the calibration register write/read operations are completed,
and the next control register write operation will reset the cali-
bration register pointer. The flowchart in Figure 8 shows the
sequence for writing to the calibration registers and Figure 9
shows the sequence for reading.
CAL REGISTER
ADDRESS POINTER
CALIBRATION REGISTERS
GAIN REGISTER
OFFSET REGISTER
DAC 1st MSB REGISTER
DAC 8th MSB REGISTER
(1)
(2)
(3)
(10)
CALIBRATION REGISTER ADDRESS POINTER POSITION IS
DETERMINED BY THE NUMBER OF CALIBRATION REGISTERS
ADDRESSED AND THE NUMBER OF READ/WRITE OPERATIONS.
Figure 7. Calibration Register Arrangement
When reading from the calibration registers there will always be
two leading zeros for each of the registers. When operating in
Serial Interface Mode 1, the read operations to the calibration
registers cannot be aborted. The full number of read operations
must be completed (see the Serial Interface Summary section
for more detail).
START
WRITE TO CAL REGISTER
(ADDR1 = 1, ADDR0 = 0)
FINISHED
LAST
REGISTER
WRITE
OPERATION
OR
ABORT
?
YES
NO
CAL REGISTER POINTER IS
AUTOMATICALLY RESET
WRITE TO CONTROL REGISTER SETTING STCAL = 0
AND CALSLT1, CALSLT0 = 00, 01, 10, 11
CAL REGISTER POINTER IS
AUTOMATICALLY INCREMENTED
Figure 8. Flowchart for Writing to the Calibration Registers
相關PDF資料 |
PDF描述 |
|---|---|
| AD7853BNZ | IC ADC 12BIT SRL 200KSPS 24-DIP |
| AD7854BRZ | IC ADC 12BIT PARALLEL LP 28-SOIC |
| AD7856ARZ-REEL7 | IC ADC 14BIT 8CHAN 5V 24SOIC |
| AD7858LBNZ | IC ADC 12BIT 8CHAN SRL 24DIP |
| AD7859BSZ | IC ADC 12BIT 8CHAN LP 44-MQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7851AR | 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:14 BIT SELF CALIBRATION ADC I.C. - Bulk |
| AD7851AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W T/R |
| AD7851ARS | 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP 制造商:Analog Devices 功能描述:IC 14-BIT ADC |
| AD7851ARS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP T/R |
| AD7851ARSZ | 功能描述:IC ADC 14BIT SRL 333KSPS 24SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。