參數(shù)資料
型號(hào)： AD7851ANZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 20/36頁(yè)
文件大?。?/td> 0K
描述： IC ADC 14BIT SRL 333KSPS 24-DIP
產(chǎn)品變化通告： Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝： 15
位數(shù)： 14
采樣率（每秒）： 333k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 89.25mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 通孔
封裝/外殼： 24-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 24-PDIP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極
–27–
REV. B
AD7851
MODE 4 and 5 (Self-Clocking Modes)
The timing diagrams in Figure 38 and Figure 39 are for Inter-
face Modes 4 and 5. Interface Mode 4 has a noncontinuous
SCLK output and Interface Mode 5 has a continuous SCLK
output (SCLK is switched off internally during calibration for
both Modes 4 and 5). These modes of operation are especially
different from all the other modes because the SCLK and
SYNC are outputs. The SYNC is generated by the part as is the
SCLK. The master clock at the CLKIN pin is routed directly to
the SCLK pin for Interface Mode 5 (continuous SCLK) and the
CLKIN signal is gated with the
SYNC to give the SCLK (non-
continuous) for Interface Mode 4.
The most important point about these two modes of operation
is that the result of the current conversion is clocked out during
the same conversion and a write to the part during this conver-
sion is for the next conversion. The arrangement is shown in
Figure 37. Figure 38 and Figure 39 show more detailed timing
for the arrangement of Figure 37.
WRITE N+1
READ N
3.25 s
WRITE N+2
READ N+1
WRITE N+3
READ N+2
THE CONVERSION RESULT DUE TO
WRITE N+1 IS READ HERE
3.25 s
CONVERSION N
CONVERSION N+1
CONVERSION N+2
Figure 37.
In Figure 38 the first point to note is that the BUSY,
SYNC,
and SCLK are all outputs from the AD7851 with the
CONVST
being the only input signal. Conversion is initiated with the
CONVST signal going low. This CONVST falling edge also
triggers the BUSY to go high. The
CONVST signal rising edge
triggers the
SYNC to go low after a short delay (2.5 t
CLKIN to
3.5 tCLKIN typically) after which the SCLK will clock out the
data on the DOUT pin during conversion. The data on the DIN
pin is also clocked in to the AD7851 by the same SCLK for the
next conversion. The read/write operations must be complete
after 16 clock cycles (which takes 3.25
s approximately from
the rising edge of
CONVST assuming a 6 MHz CLKIN). At
this time, the conversion will be complete, the
SYNC will go
high, and the BUSY will go low. The next falling edge of the
CONVST must occur at least 330 ns after the falling edge of
BUSY to allow the track-and-hold amplifier adequate acquisi-
tion time as shown in Figure 38. This gives a throughput time of
3.68
s. The maximum throughput rate in this case is 272 kHz.
t
1
CONVST
(I/P)
SCLK
(O/P)
CONVERSION ENDS
3.25 s LATER
SERIAL READ
AND WRITE
OPERATIONS
OUTPUT SERIAL SHIFT
REGISTER IS RESET
READ OPERATION
SHOULD END 500ns
PRIOR TO NEXT RISING
400ns MIN
BUSY
(O/P)
SYNC
(O/P)
CONVERSION IS INITIATED
AND TRACK-AND-HOLD
GOES INTO HOLD
EDGE OF
CONVST
t
1 = 100ns MIN
t
CONVERT = 3.25 s
Figure 38. Mode 4 and 5 Timing Diagram (SM1 = 1,
SM2 = 1 and 0)
In these interface modes, the part is now the master and the
DSP is the slave. Figure 39 is an expansion of Figure 38. The
AD7851 will ensure
SYNC goes low after the rising edge C of
the continuous SCLK (Interface Mode 5) in Figure 39. Only in
the case of a noncontinuous SCLK (Interface Mode 4) will the
time t4 apply. The first data bit is clocked out from the falling
edge of
SYNC. The SCLK rising edge clocks out all subsequent
bits on the DOUT pin. The input data present on the DIN pin
is clocked in on the rising edge of the SCLK. The POLARITY
pin may be used to change the SCLK edge which the data is
sampled on and clocked out on. The
SYNC will go high after
the 16th SCLK rising edge and before the falling edge D of the
continuous SCLK in Figure 39. This ensures the part will not
clock in an extra bit from the DIN pin or clock out an extra bit
on the DOUT pin.
DB12
DB0
DB10
DB11
DB13
DB14
DB15
DB0
DB10
DB12
DB13
DB14
DB15
DB11
THREE-STATE
POLARITY PIN
LOGIC HIGH
SYNC (O/P)
16
23
45
16
SCLK (O/P)
t
9
t
5
t
11A
t
4
t
10
t
12
DOUT (O/P)
t
8
DIN (I/P)
t
4 = 0.6 tSCLK (NONCONTINUOUS SCLK), t6 = 45ns MAX,
t
7 = 30ns MIN, t8 = 20ns MIN , t11A = 50ns MAX
t
6
t
7
t
8
D
C
Figure 39. Mode 4 and 5 Timing Diagram for Read/Write with
SYNC Output and SCLK Output (Continuous and
Noncontinuous, SM1 = 1, SM2 = 1 and 0)
相關(guān)PDF資料
PDF描述
AD7853BNZ IC ADC 12BIT SRL 200KSPS 24-DIP
AD7854BRZ IC ADC 12BIT PARALLEL LP 28-SOIC
AD7856ARZ-REEL7 IC ADC 14BIT 8CHAN 5V 24SOIC
AD7858LBNZ IC ADC 12BIT 8CHAN SRL 24DIP
AD7859BSZ IC ADC 12BIT 8CHAN LP 44-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7851AR 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:14 BIT SELF CALIBRATION ADC I.C. - Bulk
AD7851AR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W T/R
AD7851ARS 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP 制造商:Analog Devices 功能描述:IC 14-BIT ADC
AD7851ARS-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP T/R
AD7851ARSZ 功能描述:IC ADC 14BIT SRL 333KSPS 24SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*