參數(shù)資料
型號(hào)： AD7851ANZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 19/36頁(yè)
文件大?。?/td> 0K
描述： IC ADC 14BIT SRL 333KSPS 24-DIP
產(chǎn)品變化通告： Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝： 15
位數(shù)： 14
采樣率（每秒）： 333k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 89.25mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 通孔
封裝/外殼： 24-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 24-PDIP
包裝： 管件
輸入數(shù)目和類(lèi)型： 1 個(gè)偽差分，單極；1 個(gè)偽差分，雙極
AD7851
–26–
REV. B
Mode 2 (3-Wire SPI/QSPI Interface Mode)
Default Interface Mode
Figure 35 shows the timing diagram for Interface Mode 2 which
is the SPI/QSPI interface mode. Here the
SYNC input is active
low and may be pulsed or tied permanently low. If
SYNC is
permanently low, 16 clock pulses must be applied to the SCLK
pin for the part to operate correctly, and with a pulsed
SYNC
input a continuous SCLK may be applied provided
SYNC is
low for only 16 SCLK cycles. In Figure 35, the
SYNC going
low disables the three-state on the DOUT pin. The first falling
edge of the SCLK after the
SYNC going low clocks out the first
leading zero on the DOUT pin. The DOUT pin is three-stated
again a time t12 after the SYNC goes high. With the DIN pin,
the data input has to be set up a time t7 before the SCLK rising
edge as the part samples the input data on the SCLK rising edge
in this case. The POLARITY pin may be used to change the
SCLK edge which the data is sampled on and clocked out on. If
resetting the interface is required, the
SYNC must be taken high
and then low.
DB0
DB10
THREE-STATE
DB12
DB13
DB14
DB15
DB11
DB12
DB0
DB10
DB11
DB13
DB14
DB15
t
3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) ±0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t
6 = 45ns MAX, t7 = 30ns MIN, t8 = 20ns MIN, t11 = 30ns MIN (NONCONTINUOUS SCLK),
30/0.4 t
SCLK = ns MIN/MAX (CONTINUOUS SCLK)
POLARITY PIN
LOGIC HIGH
SYNC (I/P)
16
234
5
16
SCLK (I/P)
t
9
t
5
t
11
t
3
t
10
t
12
DOUT (O/P)
t
8
DIN (I/P)
t
6
t
7
t
8
t
6
Figure 35. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation with DIN Input, DOUT Output, and
SYNC Input
(SM1 = SM2 = 0)
t
3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) ±0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t
6 = 45ns MAX, t7 = 30ns MIN, t8 = 20ns MIN, t11 = 30ns MIN
DB0
DB10
THREE-STATE
DB12
DB13
DB14
DB15
DB11
DB12
DB0
DB10
DB11
DB13
DB14
DB15
POLARITY PIN
LOGIC HIGH
SYNC (I/P)
16
2345
16
SCLK (I/P)
t
9
t
5
t
11
t
3
t
10
t
12
DOUT (O/P)
t
8
DIN (I/P)
t
6
t
7
t
8
t
6
Figure 36. QSPI Mode 3 Timing Diagram for Read/Write Operation with
SYNC Input Edge Triggered (SM1 = 0, SM2 = 1)
Mode 3 (QSPI Interface Mode)
Figure 36 shows the timing diagram for Interface Mode 3. In
this mode, the DSP is the master and the part is the slave. Here
the
SYNC input is edge triggered from high to low, and the 16
clock pulses are counted from this edge. Because the clock
pulses are counted internally, the
SYNC signal does not have to
go high after the 16th SCLK rising edge as shown by the dotted
SYNC line. Thus a frame sync that gives a high pulse of one
SCLK cycle minimum duration at the beginning of the read/
write operation may be used. The rising edge of
SYNC enables
the three-state on the DOUT pin. The falling edge of
SYNC
disables the three-state on the DOUT pin, and data is clocked
out on the falling edge of SCLK. Once
SYNC goes high, the
three-state on the DOUT pin is enabled. The data input is
sampled on the rising edge of SCLK and thus has to be valid a
time t7 before this rising edge. The POLARITY pin may be
used to change the SCLK edge which the data is sampled on
and clocked out on. If resetting the interface is required, the
SYNC must be taken high and then low.
相關(guān)PDF資料
PDF描述
AD7853BNZ IC ADC 12BIT SRL 200KSPS 24-DIP
AD7854BRZ IC ADC 12BIT PARALLEL LP 28-SOIC
AD7856ARZ-REEL7 IC ADC 14BIT 8CHAN 5V 24SOIC
AD7858LBNZ IC ADC 12BIT 8CHAN SRL 24DIP
AD7859BSZ IC ADC 12BIT 8CHAN LP 44-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7851AR 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:14 BIT SELF CALIBRATION ADC I.C. - Bulk
AD7851AR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W T/R
AD7851ARS 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP 制造商:Analog Devices 功能描述:IC 14-BIT ADC
AD7851ARS-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP T/R
AD7851ARSZ 功能描述:IC ADC 14BIT SRL 333KSPS 24SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*