AVDD,
參數(shù)資料
型號： AD7851ANZ
廠商： Analog Devices Inc
文件頁數(shù)： 31/36頁
文件大?。?/td> 0K
描述： IC ADC 14BIT SRL 333KSPS 24-DIP
產(chǎn)品變化通告： Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝： 15
位數(shù)： 14
采樣率（每秒）： 333k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 89.25mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 通孔
封裝/外殼： 24-DIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 24-PDIP
包裝： 管件
輸入數(shù)目和類型： 1 個偽差分，單極；1 個偽差分，雙極
AD7851
–4–
REV. B
Parameter
Version A
1
Version K
1
Unit
Test Conditions/Comments
POWER PERFORMANCE
AVDD, DVDD
4.75/5.25
V min/max
IDD
Normal Mode
4
17
mA max
AVDD = DVDD = 4.75 V to 5.25 V. Typically
12 mA.
Sleep Mode
5
With External Clock On
20
A typ
Full Power-Down. Power management bits
in control register set as PMGT1 = 1, PMGT0 = 0.
600
A typ
Partial Power-Down. Power management bits in
control register set as PMGT1 = 1, PMGT0 = 1.
With External Clock Off
10
A max
Typically 1
A. Full Power-Down. Power
management bits in control register set as
PMGT1 = 1, PMGT0 = 0.
300
A typ
Partial Power-Down. Power management bits in
control register set as PMGT1 = 1, PMGT0 = 1.
Normal Mode Power Dissipation
89.25
mW max
VDD = 5.25 V: Typically 63 mW; SLEEP = VDD.
Sleep Mode Power Dissipation
With External Clock On
105
W typ
VDD = 5.25 V; SLEEP = 0 V.
With External Clock Off
52.5
W max
VDD = 5.25 V; Typically 5.25
W; SLEEP = 0 V.
SYSTEM CALIBRATION
Offset Calibration Span
6
+0.05
× V
REF/–0.05
× V
REF
V max/min
Allowable Offset Voltage Span for Calibration.
Gain Calibration Span
6
+1.025
× V
REF/–0.975
× V
REF
V max/min
Allowable Full-Scale Voltage Span for Calibration.
NOTES
1Temperature ranges as follows: A Version, –40
°C to +125°C; K Version, 0°C to 125°C.
2Specifications apply after calibration.
3SNR calculation includes distortion and noise components.
4All digital inputs at DGND except for
CONVST, SLEEP, CAL, and SYNC at DV
DD. No load on the digital outputs. Analog inputs at AGND.
5CLKIN at DGND when external clock off. All digital inputs at DGND except for
CONVST, SLEEP, CAL, and SYNC at DV
DD. No load on the digital outputs.
Analog inputs at AGND.
6The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7851 can calibrate. Note also that these are voltage spans and are
not absolute voltages (i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be AIN(–)
± 0.05 × V
REF, and the
allowable system full-scale voltage applied between AIN(+) and AIN(–) for the system full-scale voltage error to be adjusted out will be VREF
± 0.025 × V
REF). This is
explained in more detail in the Calibration section of the data sheet.
Specifications subject to change without notice.
相關(guān)PDF資料
PDF描述
AD7853BNZ IC ADC 12BIT SRL 200KSPS 24-DIP
AD7854BRZ IC ADC 12BIT PARALLEL LP 28-SOIC
AD7856ARZ-REEL7 IC ADC 14BIT 8CHAN 5V 24SOIC
AD7858LBNZ IC ADC 12BIT 8CHAN SRL 24DIP
AD7859BSZ IC ADC 12BIT 8CHAN LP 44-MQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7851AR 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:14 BIT SELF CALIBRATION ADC I.C. - Bulk
AD7851AR-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SOIC W T/R
AD7851ARS 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP 制造商:Analog Devices 功能描述:IC 14-BIT ADC
AD7851ARS-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 333ksps 14-bit Serial 24-Pin SSOP T/R
AD7851ARSZ 功能描述:IC ADC 14BIT SRL 333KSPS 24SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*