- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10297 > AD7192BRUZ-REEL (Analog Devices Inc)IC ADC 24BIT 2CH SD 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7192BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/41頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 2CH SD 24-TSSOP |
| 設(shè)計資源： | Precision Weigh Scale Design Using AD7192 with Internal PGA (CN0119) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 4.8k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，單極；2 個差分，雙極；4 個偽差分，單極；4 個偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
AD7192
Rev. A | Page 22 of 40
Table 19. Configuration Register Bit Designations
Bit Location
Bit Name
Description
CON23
CHOP
Chop enable bit. When the CHOP bit is cleared, chop is disabled. When the CHOP bit is set, chop is
enabled. When chop is enabled, the offset and offset drift of the ADC are continuously removed.
However, this increases the conversion time and settling time of the ADC. For example, when FS = 96
decimal and the sinc4 filter is selected, the conversion time with chop enabled equals 80 ms and the
settling time equals 160 ms. With chop disabled, higher conversion rates are allowed. For an FS word of
96 decimal and the sinc4 filter selected, the conversion time is 20 ms and the settling time is 80 ms.
However, at low gains, periodic calibrations may be required to remove the offset and offset drift.
CON22, CON21
0
These bits must be programmed with a Logic 0 for correct operation.
CON20
REFSEL
Reference select bits. The reference source for the ADC is selected using these bits.
REFSEL
Reference Voltage
0
External reference applied between REFIN1(+) and REFIN1(
).
1
External reference applied between the P1/REFIN2(+) and P0/REFIN2() pins.
CON19 to CON16
0
These bits must be programmed with a Logic 0 for correct operation.
CON15 to CON8
CH7 to CH0
Channel select bits. These bits are used to select which channels are enabled on the AD7192 (see Table 20).
Several channels can be selected, and the AD7192 automatically sequences them. The conversion on
each channel requires the complete settling time. When performing calibrations or when accessing the
calibration registers, only one channel can be selected.
CON7
BURN
When this bit is set to 1, the 500 nA current sources in the signal path are enabled. When BURN = 0, the
burnout currents are disabled. The burnout currents can be enabled only when the buffer is active and
when chop is disabled.
CON6
REFDET
Enables the reference detect function. When set, the NOREF bit in the status register indicates when the
external reference being used by the ADC is open circuit or less than 0.6 V maximum. The reference
detect circuitry operates only when the ADC is active.
CON5
0
This bit must be programmed with a Logic 0 for correct operation.
CON4
BUF
Enables the buffer on the analog inputs. If cleared, the analog inputs are unbuffered, lowering the
power consumption of the device. If this bit is set, the analog inputs are buffered, allowing the user to
place source impedances on the front end without contributing gain errors to the system. With the
buffer disabled, the voltage on the analog input pins can be from 50 mV below AGND to 50 mV above
AVDD. When the buffer is enabled, it requires some headroom; therefore, the voltage on any input pin
must be limited to 250 mV within the power supply rails.
CON3
U/B
Polarity select bit. When this bit is set, unipolar operation is selected. When this bit is cleared, bipolar
operation is selected.
CON2 to CON0
G2 to G0
Gain select bits. These bits are written by the user to select the ADC input range as follows:
G2
G1
G0
Gain
ADC Input Range (5 V Reference)
0
1
±5 V
0
1
Reserved
0
1
0
Reserved
0
1
8
±625 mV
1
0
16
±312.5 mV
1
0
1
32
±156.2 mV
1
0
64
±78.125 mV
1
128
±39.06 mV
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27656T25F24SLC | CONN HSG RCPT 24POS WALL MT SCKT |
| D38999/26JG39PNLC | CONN HSG PLUG 39POS STRGHT PINS |
| AD7783BRU-REEL7 | IC ADC 24BIT 2CH R-R 16-TSSOP |
| D38999/26WE6PALC | CONN HSG PLUG 6POS STRGHT PINS |
| VI-B2H-MY | CONVERTER MOD DC/DC 52V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7193 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA |
| AD7193BCPZ | 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7193BCPZ-RL | 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7193BCPZ-RL7 | 功能描述:IC ADC 24BIT SPI 4.8KHZ 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7193BRUZ | 功能描述:IC ADC 24BIT SPI 4.8K 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。