- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373890 > AD6624A (Analog Devices, Inc.) Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6624A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| 中文描述： | 四通道，100 MSPS的數(shù)字接收信號(hào)處理器（RSP） |
| 文件頁(yè)數(shù)： | 5/40頁(yè) |
| 文件大?。?/td> | 636K |
| 代理商： | AD6624A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
REV. 0
AD6624A
–5–
MICROPROCESSOR PORT TIMING CHARACTERISTICS
1, 2
Test
Level
AD6624AS
Typ
Parameter (Conditions)
Temp
Min
Max
Unit
MICROPROCESSOR PORT, MODE INM (MODE = 0)
MODE INM Write Timing
:
t
SC
t
HC
t
HWR
t
SAM
t
HAM
t
DRDY
t
ACC
MODE INM Read Timing
:
t
SC
t
HC
t
SAM
t
HAM
t
DRDY
t
ACC
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
WR(
RW
)
to RDY(
DTACK
) Hold Time
Address/Data to
WR
(RW) Setup Time
Address/Data to RDY(
DTACK
) Hold Time
WR
(RW) to RDY(
DTACK
) Delay
WR
(RW) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
5.5
1.0
8.0
–0.5
7.0
4.0
4
×
t
CLK
ns
ns
ns
ns
ns
ns
ns
5
×
t
CLK
9
×
t
CLK
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
Address to
RD
(
DS
) Setup Time
Address to Data Hold Time
RD
(
DS
) to RDY(
DTACK
) Delay
RD
(
DS
) to RDY(
DTACK
) High Delay
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
4.0
2.0
0.0
7.0
4.0
8
×
t
CLK
ns
ns
ns
ns
ns
ns
10
×
t
CLK
13
×
t
CLK
MODE MNM Write Timing
:
t
SC
t
HC
t
HDS
t
HRW
t
SAM
t
HAM
t
ACC
MODE MNM Read Timing
:
t
SC
t
HC
t
SAM
t
HAM
t
ZD
t
ACC
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
DS
(
RD
) to
DTACK
(RDY) Hold Time
RW(
WR
) to
DTACK
(RDY) Hold Time
Address/Data to RW(
WR
) Setup Time
Address/Data to RW(
WR
) Hold Time
RW(
WR
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
IV
5.5
1.0
8.0
8.0
–0.5
7.0
4
×
t
CLK
ns
ns
ns
ns
ns
ns
ns
5
×
t
CLK
9
×
t
CLK
Control
3
to
↑
CLK Setup Time
Control
3
to
↑
CLK Hold Time
Address to
DS
(
RD
) Setup Time
Address to Data Hold Time
Data Three-State Delay
DS
(
RD
) to
DTACK
(RDY) Low Delay
Full
Full
Full
Full
Full
Full
IV
IV
IV
IV
IV
IV
4.0
2.0
0.0
7.0
7.0
8
×
t
CLK
ns
ns
ns
ns
ns
ns
10
×
t
CLK
13
×
t
CLK
NOTES
1
All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2
C
= 40 pF on all outputs unless otherwise specified.
3
Specification pertains to control signals: RW, (
WR
),
DS
, (
RD
),
CS
.
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6624AABC | Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6630AR-REEL | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630AR | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630PCB | Differential, Low Noise IF Gain Block with Output Clamping |
| AD6630R | Differential, Low Noise IF Gain Block with Output Clamping |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6624AABC | 制造商:Advanced Micro Devices 功能描述: |
| AD6624AABCZ | 功能描述:DIGITAL SIGNAL PROC 196 CSP-BGA RoHS:是 類別:集成電路 (IC) >> 專用 IC 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:調(diào)幀器 應(yīng)用:數(shù)據(jù)傳輸 安裝類型:表面貼裝 封裝/外殼:400-BBGA 供應(yīng)商設(shè)備封裝:400-PBGA（27x27） 包裝:散裝 |
| AD6624AS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
| AD6624AS/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP) |
| AD6624S/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。