- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8552 > AD5379ABCZ (Analog Devices Inc)IC DAC 14BIT 40CHAN 108CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5379ABCZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/29頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 40CHAN 108CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 20µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 850mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 108-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 108-CSPBGA（13x13） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 40 電壓，雙極 |
| 采樣率（每秒）： | 50k |
| 配用： | EVAL-AD5379EBZ-ND - BOARD EVALUATION FOR AD5379 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
AD5379
Rev. B | Page 18 of 28
FUNCTIONAL DESCRIPTION
DAC ARCHITECTURE—GENERAL
The AD5379 contains 40 DAC channels and 40 output
amplifiers in a single package. The architecture of a single DAC
channel consists of a 14-bit resistor-string DAC followed by an
output buffer amplifier. The resistor-string section is simply a
string of resistors, each of value R, from VREF(+) to AGND. This
type of architecture guarantees DAC monotonicity. The 14-bit
binary digital code loaded to the DAC register determines at
which node on the string the voltage is tapped off before being
fed into the output amplifier. The output amplifier translates the
output of the DAC to a wider range. The DAC output is gained
up by a factor of 3.5 and offset by the voltage on the VREF() pin.
See the Transfer Function section for more information.
CHANNEL GROUPS
The 40 DAC channels on the AD5379 are arranged into four
groups (A, B, C, D) of 10 channels. In each group, eight
channels are connected to VREF1(+) and VREF1(), and the
remaining two channels are connected to VREF2(+) and
VREF2(). Each group has two individual REFGND pins. For
example, in Group A, eight channels are connected to
REFGNDA1, and the remaining two channels are connected to
REFGNDA2. In addition to an input register (x1) and a DAC
register (x2), each channel has a gain register (m) and an offset
register (c). See Table 17. The inclusion of these registers allows
the user to calibrate out errors in the complete signal chain,
including the DAC errors.
Table 9 shows the reference and REFGND inputs, and the
m and c registers for Group A. Groups B, C, and D are similar.
Table 9. Inputs and Registers for Group A
Channel
Reference
REFGND
m, c Registers
0 to 7
VREF1(+), VREF1()
REFGNDA1
m REG0 to REG7
c REG0 to REG7
8 and 9
VREF2(+), VREF2()
REFGNDA2
m REG8 and REG9
c REG8 and REG9
TRANSFER FUNCTION
The digital input transfer function for each DAC can be
represented as
x2 = [(m + 1)/213 × x1] + (c 2n1)
where:
x2 is the data-word loaded to the resistor string DAC.
(Default is 10 0000 0000 0000.)
x1 is the 14-bit data-word written to the DAC input register.
(Default is 10 0000 0000 0000.)
m is the 13-bit gain coefficient. (Default is 1 1111 1111 1111.)
c is the 14-bit offset coefficient. (Default is 10 0000 0000 0000.)
n is the DAC resolution (n = 14).
Figure 19 shows a single DAC channel and its associated
registers. The power-on values for the m and c registers are full
scale and 0x2000, respectively. The user can individually adjust
the voltage range on each DAC channel by overwriting the
power-on values of m and c. The AD5379 has digital overflow
and underflow detection circuitry to clamp the DAC output at
full scale or zero scale when the values chosen for x1, m, and c
result in x2 being out of range.
DAC
x2
VREF(+)
AGND
x2
REG
x1 INPUT
REG
DAC
m REG
c REG
INPUT
DATA
VDAC
DAC
REG
LDAC
03165-019
Figure 19. Single DAC Channel
The complete transfer function for the AD5379 can be
represented as
VOUT = 3.5 × ((VREF(+) AGND) × x2/214) +
2.5 × (VREF() AGND) + REFGND
where:
x2 is the data word loaded to the resistor string DAC.
VREF(+) is the voltage at the positive reference pin.
VREF() is the voltage at the negative reference pin.
Figure 20 shows the output amplifier stage of a single channel.
VDAC is the voltage output from the resistor string DAC. The
nominal range of VDAC is 1 LSB to full scale.
VDAC
R
2.5R
VOUT
VREF(–)
REFGND
AGND
03165-020
Figure 20. Output Amplifier Stage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD664JN-UNI | IC DAC 12BIT QUAD UNIPOL 28-DIP |
| AD664JN-BIP | IC DAC 12BIT QUAD BIPOLAR 28-DIP |
| AD5371BBCZ | IC DAC 14BIT 40CH SER 100-CSPBGA |
| ADDAC80-CCD-V | IC DAC 12BIT LOW COST 24-CDIP |
| AD5532ABC-3 | IC DAC 14BIT 32CH 74-CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD537JCHIPS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter |
| AD537JD | 功能描述:IC V/F CONV 14-CDIP RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 功能描述:IC V/F CONV TO-100-10 RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 制造商:Analog Devices 功能描述:SEMICONDUCTORS LINEAR 制造商:Analog Devices 功能描述:V/F CONVERTER 150KHZ 0.15% |
| AD537JH | 制造商:Analog Devices 功能描述:IC, V/F CONVERTER, 150KHZ, 0.15%, TO-100 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。