參數(shù)資料
型號(hào)： AD1849KP
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： Serial-Port 16-Bit SoundPort Stereo Codec
中文描述： SPECIALTY CONSUMER CIRCUIT, PQCC44
封裝： PLASTIC, LCC-44
文件頁(yè)數(shù)： 18/28頁(yè)
文件大?。?/td> 293K
代理商： AD1849KP
AD1849K
REV. 0
–18–
T SIN is sampled on the falling edge of SCLK . A LO-to-HI
transition of T SIN defines the beginning of the word to occur at
the next rising edge of SCLK (for driving output data). T he
LO-to-HI transition is defined by consecutive LO and HI
samples of T SIN at the falling edges of SCLK . Both input and
output data will be valid at the immediately subsequent falling
edge of SCLK . See Figures 6 and 7.
SCLK
FSYNC, TSIN, &
TSOUT
SDRX & SDTX
FIRST DATA BIT
OF WORD
Figure 6. AD1849K Timing Relationships
After the beginning of a word has been recognized, T SIN is a
“don’t care”; its state will be ignored until one SCLK period
before the end of the current word.
SCLK
SDRX AND TSIN
INPUTS
SDTX, FSYNC,
AND TSOUT
OUTPUTS
t
D
t
OH
t
D
t
OH
PIO
INPUTS
PIO
OUTPUTS
t
ZV
t
VZ
SDTX CONTROL
OR DATA BYTE 1,
BIT 7 OUTPUT
SDTX CONTROL
OR DATA BYTE 8,
BIT 0 OUTPUT
t
IH
t
S
t
IH
t
S
t
HI
t
LO
t
CLK
Figure 7. AD1849K Timing Parameters
T he AD1849K comes out of reset with the default conditions
specified in “Control Register Defaults.” It will be in the mode
specified by the D/
C
pin. If in Control Mode, the SoundPort
Codec can be configured by the host for operation. Subsequent
transitions to Control Mode after initialization are expected to
be relatively infrequent. Control information that is likely to
change frequently, e.g., gain levels, is transmitted along with the
data in Data Mode. See Figure 8 for a complete map of the data
and control information into the 64-bit Data Word and the
64-bit Control Word.
16-BIT STEREO DATA WORD
63
16-BIT MONO DATA WORD
63
8-BIT STEREO DATA WORD
63
55
56
8-BIT MONO DATA WORD
63
55
56
CONTROL WORD
63 61 60
Left-Channel Audio
Right-Channel Audio
OM
LO
ADI SM
RO
PIO
OVR
IS
LG
MA
RG
48 47
32 31
30 29 24 23
22 21
16 15 14
13
12 11 8 7 4 3
0
Left-Channel Audio
Left-Channel Audio
OM
LO
ADI SM
RO
PIO
OVR
IS
LG
MA
0000
48 47
32 31
30 29 24 23
22 21
16 15 14
13
12 11 8 7 4 3
0
OM
LO
ADI SM
RO
PIO
OVR
IS
LG
MA
48 47
32 31 30 29 24 23
22 21
16 15 14
13
12 11 8 7 4 3
0
39
40
Left Audio 0000 0000 Right Audio 0000 0000
RG
OM
LO
ADI SM
RO
PIO
OVR
IS
LG
MA
32 31
30 29 24 23
22 21
16 15 14
13
12 11 8 7 4 3
0
Left Audio
0000
0000 0000 Left Audio 0000 0000
001 MB OLB DCB 0 AC
00
DFR
ST
DF
ITS MCK FSEL MS TXDIS 0000 00 ENL ADL PIO
00 0000 0000 0000 0010 REVID 0000 0000
59
58 57 56 55 54 53 51 50 49 48 47 46 44 43 42 41
40
39
34
33
32 31 30
16 15 12 11
8 7
0
29
24 23
Figure 8. AD1849K Bit Positions for Data and Control
相關(guān)PDF資料
PDF描述
AD1851 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器)
AD1892JR Integrated Digital Receiver/Rate Converter
AD1892JRRL Integrated Digital Receiver/Rate Converter
AD1892 Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器)
AD1893JN Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1849KP-REEL 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC T/R
AD1849KPZ 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC
AD1849KST 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law/u-Law/Linear CODEC
AD-1850 制造商:SPC Multicomp 功能描述:ADAPTOR 18VDC 500MA 制造商:SPC Multicomp 功能描述:ADAPTOR, 18VDC, 500MA
AD-1850 制造商:UNBRANDED 功能描述:ADAPTOR 18VDC 500MA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*