- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1849KP (ANALOG DEVICES INC) Serial-Port 16-Bit SoundPort Stereo Codec PDF資料下載
參數(shù)資料
| 型號： | AD1849KP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Serial-Port 16-Bit SoundPort Stereo Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 15/28頁 |
| 文件大小： | 293K |
| 代理商： | AD1849KP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1849K
REV. 0
–15–
Data Byte 6, Output Setting Register 2
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
ADI
SM
RO5
RO4
RO3
RO2
RO1
RO0
23
22
21
20
19
18
17
16
ADI
ADC Invalid. T his bit is set to “1” during the autocalibration sequence, indicating that the serial data output from the
ADCs is meaningless.
Mono Speaker Analog Mute:
0
Mute mono speaker
1
Mono speaker on
Output attenuation setting for the right DAC channel; “0” represents no attenuation. Step size is 1.5 dB; “62”
represents 93 dB of attenuation. Attenuation = 1.5 dB
×
RO, except for RO = “63,” which represents full digital mute.
Data Byte 7, Input Setting Register 1
SM
RO5:0
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
PIO1
PIO0
OVR
IS
L G3
L G2
L G1
L G0
15
14
13
12
11
10
9
8
PIO1:0
OVR
Parallel I/O bits for system signaling. PIO bits do not affect Codec operation.
ADC input overrange. T his bit is set to “1” if either ADC channel is driven beyond the specified input range. It is
“sticky,” i.e., it remains set until explicitly cleared by writing a “0” to OVR. A “1” written to OVR is ignored,
allowing OVR to remain “0” until an overrange condition occurs.
Input selection:
0
Line-level stereo inputs
1
Microphone (condenser-type) level inputs if MB = 0 (+20 dB gain), or line-level stereo inputs if MB = 1
(0 dB gain).
Input gain for left channel. “0” represents no gain. Step size is 1.5 dB; “15” represents +22.5 dB of input gain.
Gain = 1.5 dB
×
LG.
Data Byte 8, Input Setting Register 2
IS
LG3:0
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
MA3
MA2
MA1
MA0
RG3
RG2
RG1
RG0
7
6
5
4
3
2
1
0
MA3:0
Monitor mix. “0” represents no attenuation, i.e., the ADCs’ output is fully mixed with the DACs’ input. Step size
is 6 dB; “14” represents an attenuation of both channels of the ADCs’ output along the monitor datapath of
84 dB. Mix attenuation = 6 dB
×
MA, except for MA = “15,” which disables monitor mix entirely.
Input gain for right channel. “0” represents no gain. Step size is 1.5 dB; “15” represents +22.5 dB of input gain.
Gain = 1.5 dB
×
RG.
RG3:0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1851 | 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器) |
| AD1892JR | Integrated Digital Receiver/Rate Converter |
| AD1892JRRL | Integrated Digital Receiver/Rate Converter |
| AD1892 | Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) |
| AD1893JN | Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1849KP-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC T/R |
| AD1849KPZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC |
| AD1849KST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law/u-Law/Linear CODEC |
| AD-1850 | 制造商:SPC Multicomp 功能描述:ADAPTOR 18VDC 500MA 制造商:SPC Multicomp 功能描述:ADAPTOR, 18VDC, 500MA |
| AD-1850 | 制造商:UNBRANDED 功能描述:ADAPTOR 18VDC 500MA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。