- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24828 > 935268282151 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935268282151 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 25/42頁 |
| 文件大?。?/td> | 218K |
| 代理商： | 935268282151 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2001 Sep 06
31
18.4
Transmit
When the LLC issues a bus request through the LREQ terminal, the
PHY arbitrates to gain control of the bus. If the PHY wins arbitration
for the serial bus, the PHY-LLC interface bus is granted to the link by
asserting the Grant state (11b) on the CTL terminals for one
SYSCLK cycle, followed by Idle for one clock cycle. The LLC then
takes control of the bus by asserting either Idle (00b), Hold (01b), or
Transmit (10b) on the CTL terminals. Unless the LLC is immediately
releasing the interface, the link may assert the Idle state for at most
one clock before it must assert either Hold or Transmit on the CTL
terminals. The Hold state is used by the LLC to retain control of the
bus while it prepares data for transmission. The LLC may assert
Hold for zero or more clock cycles (i.e., the LLC need not assert
Hold before Transmit). The PHY asserts data-prefix on the serial
bus during this time.
When the LLC is ready to send data, the LLC asserts Transmit on
the CTL terminals as well as sending the first bits of packet data on
the D lines. The Transmit state is held on the CTL terminals until the
last bits of data have been sent. The LLC then asserts either Hold or
Idle on the CTL terminals for one clock cycle and then asserts Idle
for one additional cycle before releasing the interface bus and
putting the CTL and D terminals in a high-impedance state. The
PHY then regains control of the interface bus.
The Hold state asserted at the end of packet transmission indicates
to the PHY that the LLC requests to send another packet
(concatenated packet) without releasing the serial bus. The PHY
responds to this concatenation request by waiting the required
minimum packet separation time and then asserting Grant as
before. This function may be used to send a unified response after
sending an acknowledge, or to send consecutive isochronous
packets during a single isochronous period. Unless multi-speed
concatenation is enabled, all packets transmitted during a single bus
ownership must be of the same speed (since the speed of the
packet is set before the first packet). If multi-speed concatenation is
enabled (when the EMSC bit of PHY register 5 is set), the LLC must
specify the speed code of the next concatenated packet on the D
terminals when it asserts Hold on the CTL terminals at the end of a
packet. The encoding for this speed code is the same as the speed
code that precedes received packet data as given in Table 19.
After sending the last packet for the current bus ownership, the LLC
releases the bus by asserting Idle on the CTL terminals for two clock
cycles. The PHY begins asserting Idle on the CTL terminals one
clock after sampling Idle from the link. Note that whenever the D and
CTL terminals change direction between the PHY and the LLC,
there is an extra clock period allowed so that both sides of the
interface can operate on registered versions of the interface signals.
The sequence of events for a normal packet transmission is as
follows:
Transmit operation initiated. The PHY asserts grant on the CTL
lines followed by Idle to hand over control of the interface to the
link so that the link may transmit a packet. The PHY releases
control of the interface (i.e., it 3-States the CTL and D outputs)
following the idle cycle.
Optional idle cycle. The link may assert at most one idle cycle
preceding assertion of either hold or transmit. This idle cycle is
optional; the link is not required to assert Idle preceding either
hold or transmit.
Optional hold cycles. The link may assert hold for up to 47 cycles
preceding assertion of transmit. These hold cycle(s) are optional;
the link is not required to assert hold preceding transmit.
Transmit data. When data is ready to be transmitted, the link
asserts transmit on the CTL lines along with the data on the D
lines.
Transmit operation terminated. The transmit operation is
terminated by the link asserting hold or idle on the CTL lines the
link asserts hold to indicate that the PHY is to retain control of the
serial bus in order to transmit a concatenated packet. the link
asserts idle to indicate that packet transmission is complete and
the PHY may release the serial bus. The link then asserts Idle for
one more cycle following this cycle of hold or idle before releasing
the interface and returning control the the PHY.
Concatenated packet speed-code. If multi-speed concatenation is
enabled in the PHY, the link shall assert a speed-code on the D
lines when it asserts Hold to terminate packet transmission. This
speed-code indicates the transmission speed for the
concatenated packet that is to follow. The encoding for this
concatenated packet speed-code is the same as the encoding for
the received packet speed-code (see Table 19). the link may not
concatenate an S100 packet onto any higher speed packet.
After regaining control of the interface, the PHY shall assert at
least one cycle of idle before any subsequent status transfer,
receive operation, or transmit operation.
Link Controls Ctl and D
PHY High-impedance Ctl and D Outputs
SYSCLK
(c)
CTL0, CTL1
D0–D7
00
dn
00
01
d0, d1, ...
SV01762
(f)
00
(a)
(b)
(d)
(e)
(g)
11
00
01
10
00
SPD
00
NOTE: SPD = Speed code; see Table 19; d0–dn = Packet data.
Figure 18.
Normal Packet Transmission Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 080155R0 | TELEFON-AKKU |
| 935268378118 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268378125 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268380115 | LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5 |
| 935268380125 | LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。