- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24828 > 935268282118 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935268282118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 27/42頁 |
| 文件大小： | 218K |
| 代理商： | 935268282118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2001 Sep 06
33
Table 20. LPS Timing Parameters
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
TLPSL
LPS low time (when pulsed) (see Note 1)
0.09
2.60
S
TLPSH
LPS high time (when pulsed) (see Note 1)
0.021
2.60
S
LPS duty cycle (when pulsed) (see Note 2)
20
55
%
TLPS_RESET
Time for PHY to recognize LPS deasserted and reset the interface
2.60
2.68
S
TLPS_DISABLE
Time for PHY to recognize LPS deasserted and disable the interface
26.03
26.11
S
TRESTORE
Time to permit optional isolation circuits to restore during an interface reset
15
233
S
TCLK_ACTIVATE
Time for SYSCLK to be activated from reassertion of LPS
—
60
nS
NOTES:
1. The specified TLPSL and TLPSH times are worst–case values appropriate for operation with the PDI1394P23. These values are broader than
those specified for the same parameters in the P1394a Supplement (i.e., an implementation of LPS that meets the requirements of P1394a
will operate correctly with the PDI1394P23).
2. A pulsed LPS signal must have a duty cycle (ratio of TLPSH to cycle period) in the specified range to ensure proper operation when using an
isolation barrier on the LPS signal (e.g., as shown in Figure 8)
3. The maximum value for TRESTORE does not apply when the PHY–LLC interface is disabled, in which case an indefinite time may elapse
before LPS is reasserted. Otherwise, in order to reset but not disable the interface it is necessary that the LLC ensure that LPS is
deasserted for less than TLPS_DISABLE.
The LLC requests that the interface be reset by deasserting the LPS
signal and terminating all bus and request activity. When the PHY
observes that LPS has been deasserted for TLPS_RESET, it resets
the interface. When the interface is in the reset state, the PHY sets
its CTL and D outputs in the logic 0 state and ignores any activity on
the LREQ signal. The timing for interface reset is shown in Figure 20
and Figure 21.
TLPS_RESET
TRESTORE
ISO
SYSCLK
CTL0, CTL1
D0 – D7
LREQ
LPS
(low)
(a)
(c)
(d)
(b)
TLPSL
TLPSH
SV01810
Figure 20.
Interface Reset, ISO Low
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935268282151 | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 080155R0 | TELEFON-AKKU |
| 935268378118 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268378125 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268380115 | LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。