- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24828 > 935268282118 (NXP SEMICONDUCTORS) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935268282118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 12/42頁 |
| 文件大小： | 218K |
| 代理商： | 935268282118 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Philips Semiconductors
Preliminary data
PDI1394P23
2-port/1-port 400 Mbps physical layer interface
2
2001 Sep 06
1.0
FEATURES
Fully supports provisions of IEEE 1394–1995 Standard for high
performance serial bus and the P1394a–2000 Standard.1
Fully interoperable with Firewire and i.LINK implementations of
the IEEE 1394 Standard.2
Full P1394a support includes:
– Connection debounce
– Arbitrated short reset
– Multispeed concatenation
– Arbitration acceleration
– Fly-by concatenation
– Port disable/suspend/resume
Provides two 1394a fully-compliant cable ports at
100/200/400 Mbps.
Fully compliant with Open HCI requirements
Interface to link-layer controller supports both low-cost bus-holder
isolation and optional Annex J electrical isolation
Supports extended bias-handshake time for enhanced
interoperability with camcorders
Data interface to link-layer controller through 2/4/8 parallel lines at
49.152 MHz
Register bits give software control of contender bit, power class
bits, link active bit, and 1394a features
Cable ports monitor line conditions for active connection to remote
node.
Separate cable bias (TPBIAS) for each port
Logic performs system initialization and arbitration functions
Encode and decode functions included for data-strobe bit level
encoding
Incoming data resynchronized to local clock
Single 3.3 volt supply operation
Minimum V
DD of 2.7 V for end-of-wire power-consuming devices
Interoperable with link-layer controllers using 3.3 V and 5 V
supplies
Interoperable with other Physical Layers (PHYs) using 3.3 V and
5 V supplies
Node power class information signaling for system power
management
Cable power presence monitoring
Power down features to conserve energy in battery-powered
applications include:
– Automatic device power down during suspend
– Device power down terminal
– Link interface disable via LPS
– Inactive ports powered-down
While unpowered and connected to the bus, will not drive TPBIAS
on a connected port, even if receiving incoming bias voltage on
that port
Can be used as a one port PHY without the use of any extra
external components
Low-cost 24.576 MHz crystal provides transmit, receive data at
100/200/400 Mbps, and link-layer controller clock at 49.152 MHz
Does not require external filter capacitors for PLL
LQFP package is function and pin compatible with the Texas
Instruments TSB41LV02AE
and TSB41AB2E 400 Mbps
PHYs.
2.0
DESCRIPTION
The PDI1394P23 provides the digital and analog transceiver functions
needed to implement a two/one port node in a cable-based IEEE
1394–1995 and/or 1394a–2000 network. Each cable port incorporates
two differential line transceivers. The transceivers include circuitry to
monitor the line conditions as needed for determining connection
status, for initialization and arbitration, and for packet reception and
transmission. The PDI1394P23 is designed to interface with a Link
Layer Controller (LLC), such as the PDI1394L40, or PDI1394L41.
3.0
ORDERING INFORMATION
PACKAGE
TEMPERATURE RANGE
ORDER CODE
PKG. DWG. #
64-pin plastic LQFP
0 to +70
°C
PDI1394P23BD
SOT314-2
64-ball plastic LFBGA
0 to +70
°C
PDI1394P23EC
SOT534-1
1.
Implements technology covered by one or more patents of Apple Computer, Incorporated and SGS Thompson, Limited.
2.
Firewire is a trademark of Apple Computer Inc. i.LINK is a trademark of Sony.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935268282151 | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 080155R0 | TELEFON-AKKU |
| 935268378118 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268378125 | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| 935268380115 | LVC/LCX/Z SERIES, 2-INPUT AND GATE, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。