
TM1100 Preliminary Data Book
Philips Semiconductors
1-6
PRELIMINARY INFORMATION
File: pins.fm5, modified 7/25/99
VO_IO2
206
NORM5
I/O
This pin can function as FS (Frame Sync) input, FS output or as ENDMSG output.
If set as FS input, it can be set to respond to positive or negative edge transitions.
If the Video Out operates in external sync mode and the selected transition occurs,
the Video Out sends two elds of video data. Note: this works only once after a reset.
In message passing mode, this pin acts as ENDMSG output.
VO_CLK
203
PCI
I/O
The Video Out unit emits VO_DATA on a positive edge of VO_CLK. VO_CLK can be
congured as input (reset default) or output.
If congured as input: VO_CLK is received from external display clock master cir-
cuitry.
If congured as output, TM1100 emits a programmable clock frequency. The emitted
frequency can be set between approx. 4MHz and 80 MHz with a resolution of 0.07
Hz. The clock generated is frequency accurate and has low jitter properties due to a
combination of an on-chip DDS (Direct Digital Synthesizer) and VCO/PLL.
If used as output, a board level 22 Ohm series resistor is recommended to reduce ring-
ing.
Audio In (always acts as receiver, but can be master or slave for A/D timing)
AI_OSCLK
153
STRG3
OUT
Over-Sampling Clock. This output can be programmed to emit any frequency up to 40-
MHz with a resolution of 0.07-Hz. It is intended for use as the 256fs or 384fs over sam-
pling clock by external A/D subsystem. A board level 22 Ohm series resistor is recom-
mended to reduce ringing.
AI_SCK
152
PCI
I/O
When Audio-In is programmed as serial-interface timing slave (power-up default),
AI_SCK is an input. AI_SCK receives the serial bit clock from the external A/D sub-
system. This clock is treated as fully asynchronous to TM1100 main clock.
When Audio In is programmed as the serial-interface timing master, AI_SCK is an
output. AI_SCK drives the serial clock for the external A/D subsystem. The fre-
quency is a programmable integral divide of the AI_OSCLK frequency.
AI_SCK is limited to 20 MHz. The sample rate of valid samples embedded within the
serial stream is limited by the bandwidth.latency available in the system (
Section 8-7on page 8-7). If used as output, a board level 22 Ohm series resistor is recommended
to reduce ringing.
AI_SD
149
PCI
IN
Serial Data from external A/D subsystem. Data on this pin is sampled on positive or
negative edges of AI_SCK as determined by the CLOCK_EDGE bit in the AI_SERIAL
register.
AI_WS
150
NORM5
I/O
When Audio In is programmed as the serial-interface timing slave (power-up
default), AI_WS acts as an input. AI_WS is sampled on the same edge as selected
for AI_SD.
When Audio In is programmed as the serial-interface timing master, AI_WS acts as
an output. It is asserted on the opposite edge of the AI_SD sampling edge.
AI_WS is the word-select or frame-synchronization signal from/to the external A/D sub-
system.
Pin Name
MS
QF
P
Pad
Type
Modes
Description