- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄364551 > 8XC562 (NXP Semiconductors N.V.) 80C51 FAMILY DERIVATIVES PDF資料下載
參數(shù)資料
| 型號(hào)： | 8XC562 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 FAMILY DERIVATIVES |
| 中文描述： | 80C51系列衍生物 |
| 文件頁(yè)數(shù)： | 51/60頁(yè) |
| 文件大?。?/td> | 382K |
| 代理商： | 8XC562 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
Philips Semiconductors
80C51 Family Derivatives
8XC552/562 overview
1996 Aug 06
51
EOC
SOC
Reset SAR
Start of Conversion
End of Conversion
[Bit Pointer] = MSB
[Bit]
n
= 1
Conversion Time
Test
Complete
[Bit]
n
= 0
[Bit Pointer] + 1
Test Bit
Pointer
1
0
END
END
Figure 36. A/D Conversion Flowchart
(MSB)
(LSB)
AADR2
AADR1
AADR0
7
6
5
4
3
2
1
0
ADCON (C5H)
ADCON.7
ADCON.6
ADCON.5
ADC.1
ADC.0
ADEX
Bit 1 of ADC result
Bit 0 of ADC result
Enable external start of conversion by STADC
0 = Conversion can be started by software only (by setting ADCS)
1 = Conversion can be started by software or externally (by a rising edge on STADC)
ADC interrupt flag: this flag is set when an A/D conversion result is ready to be read. An interrupt is invoked if it is enabled. The flag may
be cleared by the interrupt service routine. While this flag is set, the ADC cannot start a new conversion. ADCI cannot be set by software.
ADC start and status: setting this bit starts an A/D conversion. It may be set by software or by the external signal STADC. The ADC logic
ensures that this signal is HIGH while the ADC is busy. On completion of the conversion, ADCS is reset immediately after the interrupt
flag has been set. ADCS cannot be reset by software. A new conversion may not be started while either ADCS or ADCI is high.
Bit
Symbol
Function
ADEX
ADCI
ADCS
ADC.1
ADC.0
ADCON.4
ADCI
ADCON.3
ADCS
ADCI
ADCS
ADC Status
0
0
1
1
0
1
0
1
ADC not busy; a conversion can be started
ADC busy; start of a new conversion is blocked
Conversion completed; start of a new conversion requires ADCI=0
Conversion completed; start of a new conversion requires ADCI=0
ADCON.2
ADCON.1
ADCON.0
AADR2
AADR1
AADR0
Analogue input select: this binary coded address selects one of the
eight analogue port bits of P5 to be input to the converter. It can only
be changed when ADCI and ADCS are both LOW.
AADR2
AADR1
Selected Analog Channel
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
ADC0 (P5.0)
ADC1 (P5.1)
ADC2 (P5.2)
ADC3 (P5.3)
ADC4 (P5.4)
ADC5 (P5.5)
ADC6 (P5.6)
ADC7 (P5.7)
AADR0
0
1
0
1
0
1
0
1
If ADCI is cleared by software while ADCS is set at the same time, a new A/D conversion with the same channel number may be started.
But it is recommended to reset ADCI
before
ADCS is set.
Figure 37. ADC Control Register (ADCON)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC552 | 80C51 FAMILY DERIVATIVES |
| 8XL51FB | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL51FC | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL51FA | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL54 | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC58 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC80C32 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XF0016-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
| 8XF0106-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
| 8XF0156-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。