- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC562 (NXP Semiconductors N.V.) 80C51 FAMILY DERIVATIVES PDF資料下載
參數(shù)資料
| 型號(hào)： | 8XC562 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 80C51 FAMILY DERIVATIVES |
| 中文描述： | 80C51系列衍生物 |
| 文件頁數(shù)： | 22/60頁 |
| 文件大?。?/td> | 382K |
| 代理商： | 8XC562 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Philips Semiconductors
80C51 Family Derivatives
8XC552/562 overview
1996 Aug 06
22
S
SLA
R
A
Data
P or S
B0H
A8H
B8H
Reception of the Own
Slave Address and
Transmission of One or
More Data Bytes
A
Data
A
C0H
n
Any Number of Data Bytes and Their Associated Acknowledge Bits
This Number (Contained in S1STA) Corresponds to a Defined State of the I
2
C Bus. See Table 6.
Data
A
All “1”s
A
A
From Master to Slave
From Slave to Master
C8H
P or S
Last Data Byte Transmitted.
Switched to Not Addressed Slave
(AA Bit in S1CON = “0”
Arbitration Loast as MST and
Addressed as Slave
Figure 20. Format and States of the Slave Transmitter Mode
Master Receiver Mode:
In the master receiver mode, a number of
data bytes are received from a slave transmitter (see Figure 18).
The transfer is initialized as in the master transmitter mode. When
the start condition has been transmitted, the interrupt service routine
must load S1DAT with the 7-bit slave address and the data direction
bit (SLA+R). The SI bit in S1CON must then be cleared before the
serial transfer can continue.
When the slave address and the data direction bit have been
transmitted and an acknowledgment bit has been received, the
serial interrupt flag (SI) is set again, and a number of status codes in
S1STA are possible. These are 40H, 48H, or 38H for the master
mode and also 68H, 78H, or B0H if the slave mode was enabled
(AA = logic 1). The appropriate action to be taken for each of these
status codes is detailed in Table 4. ENS1, CR1, and CR0 are not
affected by the serial transfer and are not referred to in Table 4. After
a repeated start condition (state 10H), SIO1 may switch to the
master transmitter mode by loading S1DAT with SLA+W.
Slave Receiver Mode:
In the slave receiver mode, a number of
data bytes are received from a master transmitter (see Figure 19).
To initiate the slave receiver mode, S1ADR and S1CON must be
loaded as follows:
S1ADR (DBH)
X
GC
7
6
5
4
3
2
1
0
own slave address
X
X
X
X
X
X
The upper 7 bits are the address to which SIO1 will respond when
addressed by a master. If the LSB (GC) is set, SIO1 will respond to
the general call address (00H); otherwise it ignores the general call
address.
S1CON (D8H)
ENS1
STA
STO
SI
AA
CR1
CR0
7
6
5
4
3
2
1
0
X
1
0
0
0
1
X
X
CR2
CR0, CR1, and CR2 do not affect SIO1 in the slave mode. ENS1
must be set to logic 1 to enable SIO1. The AA bit must be set to
enable SIO1 to acknowledge its own slave address or the general
call address. STA, STO, and SI must be reset.
When S1ADR and S1CON have been initialized, SIO1 waits until it
is addressed by its own slave address followed by the data direction
bit which must be “0” (W) for SIO1 to operate in the slave receiver
mode. After its own slave address and the W bit have been
received, the serial interrupt flag (I) is set and a valid status code
can be read from S1STA. This status code is used to vector to an
interrupt service routine, and the appropriate action to be taken for
each of these status codes is detailed in Table 5. The slave receiver
mode may also be entered if arbitration is lost while SIO1 is in the
master mode (see status 68H and 78H).
If the AA bit is reset during a transfer, SIO1 will return a not
acknowledge (logic 1) to SDA after the next received data byte.
While AA is reset, SIO1 does not respond to its own slave address
or a general call address. However, the I
2
C bus is still monitored
and address recognition may be resumed at any time by setting AA.
This means that the AA bit may be used to temporarily isolate SIO1
from the I
2
C bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC552 | 80C51 FAMILY DERIVATIVES |
| 8XL51FB | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL51FC | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL51FA | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XL54 | LOW VOLTAGE CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC58 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC80C32 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XF0016-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
| 8XF0106-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
| 8XF0156-S3P | 制造商:XFMRS 制造商全稱:XFMRS Inc. 功能描述:INDUCTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。