
CPU to Local Memory
Tables 12-28 through12-30 provides the timing requirements for the CPU to access
local memory.
Table 12-28.
CPU to Local Memory----Output Responses
Symbol
Parameters
Min.
Max.
t100
RAS active from PROCCLK rise
----
23
t101
RAS inactive from PROCCLK rise
----
26
t102
CAS active from PROCCLK rise
----
23
t103
CAS inactive from PROCCLK rise
----
27
t104
Row address valid from PROCCLK rise
----
32*
t105
Row address hold from PROCCLK rise
0
----
t106
Row address valid from A0-23 in
----
50
t107
Column address valid from PROCCLK rise
----
19
t108
Column address hold from PROCCLK rise
0
----
t109
Column address valid from A0-23 in
----
47
t110
-MWE fall from -CAS rise
0
36**
t111
-MWE rise from PROCCLK rise (C
L
= 30pF)
PARL, PARH valid from D0-15 write data in
----
26
t112
----
55
t113
-READY delay from PROCCLK rise
4
31
*
** 58ns maximum for 82C836A.
30ns maximum for 82C836A.
Table 12-29.
CPU to Local Memory----Formula Specifications
Symbol
Critical Path
Formula
Max.
te101
RAS precharge
t101-t100
19**
te102
RAS to CAS delay
t100-t102
9
te103
CAS precharge
t103-t102
7
te103a
CAS rise to RAS fall
t103-t100
6
te104
Row address setup before RAS
t104-t100
11
te105
Row address hold after RAS
t100-t105
5
te106
Row address setup before RAS
t106-t100
28
te107
Column address setup before CAS
t107-t102
6
te108
Column address hold after CAS
t102-t108
2
te109
Column address setup before CAS
t109-t102
25
te111
MWE rise before CAS fall
t111-t102
6*
te112
Write parity setup before CAS
t112-t102
10
*
** 5ns maximum for 82C836A.
13ns maximum for 82C836A.
System Characteristics
AC Characteristics 25MHz
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
12-15