參數(shù)資料
型號(hào): 82C836A
廠商: Electronic Theatre Controls, Inc.
英文描述: Single-Chip 386sx AT
中文描述: 單芯片386sx在
文件頁(yè)數(shù): 167/205頁(yè)
文件大小: 3878K
代理商: 82C836A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)當(dāng)前第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
Vcc typically ramps up very slowly (perhaps 100ms or more) relative to the high speed
of the 82C836 and CPU. At around 2 or 3VDC, logic that wasn’t already functioning on
battery power begins operating, but PWRGOOD from the power supply remains low.
PWRGOOD typically stays low until several hundred microseconds after Vcc reaches
its valid operational value (4.75VDC minimum).
While PWRGOOD is still low: All outputs except the 14.3MHz driver are held in the
high impedance state. In particular, XRST and CPURST are floating and should be
externally pulled up. PROCCLK and BUSCLK also float. The 14.3MHz driver is held
at a continuous low level. It does not float.
The -DACK lines should be pulled up or down depending on the desired strap options.
-NPERR should be pulled up, but will be driven low if a coprocessor is present.
Eventually, PWRGOOD goes high. At this point, PROCCLK and BUSCLK start
running and the 14.3MHz oscillator is allowed to start running. There will typcially be
a significant start-up time for the 14.3MHz oscillator, potentially 1000 microseconds
or longer.
An internal 1.19MHz clock (14.3MHz divided by 12) starts running when the 14.3MHz
clock starts up. The -DACK lines (strap options) are sampled and latched approximately
128 cycles of 1.19MHz after the 14.3MHz oscillator starts running. After an additional
128 cycles of 1.19MHz, -NPERR is sampled and XRST and CPURST go low. The
sampling of -NPERR is automatic coprocessor-present detection.
There is, therefore, an interval of approximately 200 microseconds during which all
clocks are running and both resets are still high. Allowing BUSCLK and 14.3MHz to
run during reset has been found to be necessary for reliably resetting the 8042/8742
keyboard controller and certain add-on cards on the AT bus.
CPURST can occur alone, without XRST (see the section titled
CPU Access to AT Bus
).
The pulse width of CPURST in such cases is 22 cycles of PROCCLK, and the falling
edge occurs at the middle of a T-state.
There is no mechanism for synchronizing the 82C836 internal phase clock to any
external source; rather, all phase clocks outside the 82C836 must be synchronized to
the 82C836 via CPURST or XRST.
The foregoing operation is changed as follows when standby mode is enabled:
If Power Sense (MFP5) is low at any time while PWRGOOD is low, standby mode is
cleared and the system reacts to PWRGOOD exactly as described above. When using
standby mode, the 82C836 and PS (MFP5) signal must remain powered up even when
PWRGOOD is low. In normal system operation, a battery will do this. In a test
environment with no battery connected, standby mode can be tested by driving
PWRGOOD low without actually turning power off.
When PWRGOOD goes low while standby mode is enabled, the 82C836 attempts to
switch to standby refresh (32KHz based). PWRGOOD is internally blocked from
having any further effect until the switch to 32 KHz based standby refresh is
successful. To prevent disruption of memory refresh, at least one additional normal
refresh must occur before the 82C836 switches to standby refresh. There is a 32 KHz
based timeout to prevent a possible system lockup if normal refresh has stopped
running for any reason (such as erroneous programming by the software). If the
timeout elapses before the switch to standby refresh occurs, indicating that there is
System Timing Relationships
CPU Access to AT-Bus
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
11-35
相關(guān)PDF資料
PDF描述
82C836A-16 Single-Chip 386sx AT
82C836A-20 Single-Chip 386sx AT
82C836B Single-Chip 386sx AT
82C862 FireLink USB Dual Controller Quad Port USB
82C931 Plug and Play Integrated Audio Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82C836A-16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT
82C836A-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT
82C836B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT
82C83H 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver
82C84 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver