- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號(hào)： | 82C836A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁(yè)數(shù)： | 141/205頁(yè) |
| 文件大小： | 3878K |
| 代理商： | 82C836A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)當(dāng)前第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)
-NA/-STCYC Timing
Figure 11-3 shown earlier identifies all possible timing relationships for the
-NA/-STCYC output from the 82C836. If -NA mode has been selected (via the
-DACK3 strap option), the default state of -NA during idle periods is low. -NA is
sampled by the CPU at the middle of T2 or T1P.
If the 82C836 -NA output is connected to the CPU -NA input and -NA is high during a
bus cycle, the CPU will operate in nonpipelined mode during the cycle, and the cycle
ends with a T2 state, not T2P. -NA always goes low at the end of the final T2 of each
cycle. It goes high again if needed as the start of the next T2 after T1.
If -NA stays low during a cycle, it will go high if needed at the start of the next TS (T1P
or first T2 after T1).
If the 82C836 -NA output is not connected to the CPU -NA input, then it is possible for
the CPU to remain in pipelined mode even though the 82C836 -NA output is high. In
this case, -NA still goes low at the end of the final T2P, but it may go high again at the
middle of the following T1P. Thus, there is a guaranteed low time of one PROCCLK on
the 82C836 -NA output, which allows it to remain usable as an address latch enable
signal (-ADRL).
If the -STCYC mode is selected instead of -NA, then the CPU -NA input must be tied
high or low or controlled externally, and external latches (74F543 or equivalent) must
be used between the CPU address bus and -SA bus. As shown in the diagram, -STCYC
goes low during the first half of each TS, thereby signalling external devices that a bus
cycle is starting. This timing also allows -STCYC to function as an address latch enable
for the A0-23 to -SA bus latches.
The -NA/-STCYC output is forced low when HLDA is high. This is redundant in the
-NA mode, since -NA is low between CPU bus cycles in any case. In -STCYC mode,
forcing -STCYC low causes the -SA bus address latches (if used) to become transparent
while HLDA is asserted, thereby allowing DMA and refresh addresses to pass through
(master addresses flow through in the opposite direction and are not latched by -ADRL.
In -NA mode, the -NA output operates as a ‘‘local memory hit’’ indicator. Low on -NA at
mid-TS indicates that the 82C836 has detected a CPU read or write to local DRAM. In
all other cases, -NA is high at mid-TS. Depending on CPU address delay and the exact
address decoding path taken through the 82C836, it is possible for -NA to glitch
momentarily at the start of TS if -NA was low during the preceeding bus cycle. As long
as CPU address delay is within CPU specifications, -NA will be stable and valid by the
middle of TS, where the CPU samples it.
The duty cycle of -ADS provides a quick indication of whether or not the CPU is
operating in pipeline mode. If -ADS goes back low at any time during a bus cycle before
the end of -READY, the CPU has entered the pipeline state (T2P) and the next T-state
after READY will always be T1P, never T1 or TH. On the other hand, if -ADS is still
high when -READY is asserted, the next T-state after READY will be T1, TI or TH, but
never T1P. If a bus cycle ends in a nonpipelined state (T2), the only way the CPU can
get back into the pipeline state (T2P) is to go through T1 and at least one T2 first.
-NA/-STCYC operation and timing are unaffected by ‘‘cycle claiming’’ in the Early
READY or LBA modes. The state of -NA at mid-TS still indicates whether or not the
82C836 detected a CPU memory access at an address that resides in local DRAM.
System Timing Relationships
CPU Access to AT-Bus
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
11-9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-16 | Single-Chip 386sx AT |
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。