- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 136/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁當(dāng)前第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
For the 82C836, the first useful T-state of each CPU cycle is either T1P, or the first T2
after T1 (i.e., the T-state in which -ADS changes from low to high). This T-state is
referred to as ‘‘TS’’ (T-start) and is directly equivalent to the TS state in 80286-based
systems. The delay from the middle of TS to the rising edge of ALE is variable,
depending on the phase and frequency relationship of BUSCLK to PROCCLK.
Although BUSCLK is derived from (and therefore synchronous with) PROCCLK, the
exact phase can still vary from one bus cycle to the next, especially if BUSCLK =
PROCCLK/5 or PROCCLK/6. The minimum delay from mid-TS to ALE rise is as
follows:
1.0 cycle of PROCCLK if BUSCLK = CXIN/4
1.5 cycles of PROCCLK if BUSCLK = CXIN/5
2.0 cycles of PROCCLK if BUSCLK = CXIN/6
The minimum delay from command rise to -READY fall is one cycle of PROCCLK in
all cases. -READY, in turn, is always synchronized to the last T2 or T2P of the bus cycle.
Bus conversion always begin with MODA0 forced low for the first AT bus cycle, then
forced high for the second cycle. This is true for the Force Bus Convert mode as well as
normal bus conversions.
Normal bus conversion occurs on any CPU-generated memory or I/O read or write in
which the CPU is requesting 16 bits of data to or from an 8-bit resource at an even
memory or I/O address. (If the address is odd, the CPU itself automatically performs two
separate byte transfers for a word operand.)
If no bus conversion is needed (i.e., only a single AT bus cycle is needed), there will be
only one command pulse. End-of-cycle timing then begins at the end of the first
command pulse instead of the second one. MODA0 tracks CPU A0 (-BLE), but is still
latched during each TS (transparent during the first half of TS).
CPU operation during AT bus cycle is always nonpipelined, as shown in Figure 11-3, if
the -NA output from the 82C836 is connected to the -NA input on the CPU. However,
the 82C836 -NA signal can be used for other purposes; and the CPU -NA input can be
tied low or high, or controlled by other external logic. In such cases, it is possible for the
CPU to operate in pipelined mode during an AT bus cycle, resulting in the following
changes in the timing relationships:
The last state of the cycle can be a T2P instead of T2, in which case the next T-state
will be T1P, with a new CPU cycle starting immediately (if the final state is T2, then
the earliest that a new cycle can start is the first T2 after T1).
-NA timing is affected as shown in Figure 11-3.
CPU address no longer remains valid throughout the cycle, so it must be latched
externally in order to meet SA-bus requirements. If 74F543 latches are used, -NA
from the 82C836 can be used as a latch enable (a 74F244 and 74F373 can be used
instead of a 74F543 if desired).
I
CPU Access to AT-Bus
System Timing Relationships
11-4
Revision 3.0
P R E L I M I N A R Y
Chips and Technologies, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-16 | Single-Chip 386sx AT |
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。