參數(shù)資料
型號(hào): 71V65703S75BGG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 256K X 36 ZBT SRAM, 7.5 ns, PBGA119
封裝: 14 X 22 MM, GREEN, PLASTIC, MS-026AA, BGA-119
文件頁(yè)數(shù): 4/26頁(yè)
文件大?。?/td> 972K
代理商: 71V65703S75BGG
6.42
12
IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT SRAMs with
3.3V I/O, Burst Counter, and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
Read Operation(1)
Burst Write Operation(1)
Burst Read Operation(1)
Write Operation(1)
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2.
CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2.
CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2.
CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2.
CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.
Cycle
Address
R/
W
ADV/
LD
CE1(2)
CEN
BWx
OE
I/O
Comments
nA0
H
L
X
Address and Control meet setup
n+1
X
XXX
L
Q0
Contents of Address A0 Read Out
5298 tbl 13
Cycle
Address
R/
W
ADV/
LD
CE1(2)
CEN
BWx
OE
I/O
Comments
nA0
H
L
X
Address and Control meet setup
n+1
X
H
XL
Q0
Address A0 Read Out, Inc. Count
n+2
X
H
XL
Q0+1
Address A0+1 Read Out, Inc. Count
n+3
X
H
XL
Q0+2
Address A0+2 Read Out, Inc. Count
n+4
X
H
XL
Q0+3
Address A0+3 Read Out, Load A1
n+5
A1
HL
L
X
L
Q0
Address A0 Read Out, Inc. Count
n+6
X
H
XL
Q1
Address A1 Read Out, Inc. Count
n+7
A2
HL
L
X
L
Q1+1
Address A1+1 Read Out, Load A2
5298 tbl 14
Cycle
Address
R/
W
ADV/
LD
CE1(2)
CEN
BWx
OE
I/O
Comments
nA0
L
X
Address and Control meet setup
n+1
X
L
X
D0
Write to Address A0
5298 tbl 15
Cycle
Address
R/
W
ADV/
LD
CE1(2)
CEN
BWx
OE
I/O
Comments
nA0
L
X
Address and Control meet setup
n+1
X
H
X
L
X
D0
Address A0 Write, Inc. Count
n+2
X
H
X
L
X
D0+1
Address A0+1 Write, Inc. Count
n+3
X
H
X
L
X
D0+2
Address A0+2 Write, Inc. Count
n+4
X
H
X
L
X
D0+3
Address A0+3 Write, Load A1
n+5
A1
L
LLL
X
D0
Address A0 Write, Inc. Count
n+6
X
H
X
L
X
D1
Address A1 Write, Inc. Count
n+7
A2
L
LLL
X
D1+1
Address A1+1 Write, Load A2
5298 tbl 16
相關(guān)PDF資料
PDF描述
IDT71V65903S80B 512K X 18 ZBT SRAM, 8 ns, PBGA119
IDT7210L25PQF 16-BIT, DSP-MULTIPLIER ACCUMULATOR/SUMMER, PQFP64
IDT7281L25SOI 512 X 9 OTHER FIFO, 25 ns, PDSO28
7200L20TDB 256 X 9 OTHER FIFO, 20 ns, CDIP28
IDT7281L25TPI 512 X 9 OTHER FIFO, 25 ns, PDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V65703S75BGG8 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
71V65703S75BQ 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
71V65703S75BQ8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 7.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 7.5NS 165FPBGA - Tape and Reel
71V65703S75BQG 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 7.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 7.5ns 165-Pin CABGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 7.5NS 165FPBGA - Rail/Tube
71V65703S75BQG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 7.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 7.5NS 165FPBGA - Tape and Reel