參數(shù)資料
型號(hào): 70V3319S166BFG
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 256K X 18 DUAL-PORT SRAM, 3.6 ns, CBGA208
封裝: 15 X 15 MM X 1.4 MM, 0.80 MM PITCH, GREEN, FPBGA-208
文件頁(yè)數(shù): 10/23頁(yè)
文件大?。?/td> 222K
代理商: 70V3319S166BFG
6.42
IDT70V3319/99S
High-Speed 3.3V 256/128K x 18 Dual-Port Synchronous Static RAM
Industrial and Commercial Temperature Ranges
18
ADDRESS
An
D0
tCH2
tCL2
tCYC2
QLAST
QLAST+1
LAST
ADS LOAD
CLK
DATAIN
R/W
REPEAT
5623 drw 19
INTERNAL
(3)
ADDRESS
ADS
CNTEN
tSRPT tHRPT
tSD
tHD
tSW tHW
EXECUTE
REPEAT
WRITE
LAST
ADS
ADDRESS
READ
LAST
ADS
ADDRESS
READ
LAST
ADS
ADDRESS + 1
READ
ADDRESS n
Qn
An + 1
An + 2
READ
ADDRESS n+1
DATAOUT
tSA tHA
LAST
ADS +1
An
An + 1
(4)
(5)
(6)
Ax
tSAD tHAD
tSCN tHCN
Timing Waveform of Write with Address Counter Advance
(Flow-through or Pipelined Inputs)(1)
Timing Waveform of Counter Repeat(2)
NOTES:
1.
CE0, UB, LB, and R/W = VIL; CE1 and REPEAT = VIH.
2. CE0, UB, LB = VIL; CE1 = VIH.
3. The "Internal Address" is equal to the "External Address" when
ADS = VIL and equals the counter output when ADS = VIH.
4. Addresses do not have to be accessed sequentially since
ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference
use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during
REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid
ADS load will be accessed. Extra cycles are shown here simply for clarification. For more information on REPEAT function refer to Truth Table II.
7.
CNTEN = VIL advances Internal Address from ‘An’ to ‘An +1’. The transition shown indicates the time required for the counter to advance. The ‘An +1’Address is
written to during this cycle.
ADDRESS
An
CLK
DATAIN
Dn
Dn + 1
Dn + 2
ADS
CNTEN
tCH2
tCL2
tCYC2
5623 drw 18
INTERNAL
(3)
ADDRESS
An
(7)
An + 1
An + 2
An + 3
An + 4
Dn + 3
Dn + 4
tSA
tHA
tSAD tHAD
WRITE
COUNTER HOLD
WRITE WITH COUNTER
WRITE
EXTERNAL
ADDRESS
WRITE
WITH COUNTER
tSD tHD
tSCN tHCN
相關(guān)PDF資料
PDF描述
70V3319S133BCGI 256K X 18 DUAL-PORT SRAM, 4.2 ns, CBGA256
70V9389L9PRFI8 64K X 18 DUAL-PORT SRAM, 20 ns, PQFP128
IDT70V9289L9PRF8 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP128
710026-3 25 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL
710027-5 35 mm2, COPPER ALLOY, TIN FINISH, WIRE TERMINAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
70V3319S166BFG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 3.3V 4.5M-Bit 256K x 18 12ns/3.6ns 208-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 3.3V 4MBIT 256KX18 12NS/3.6NS 208FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM
70V3319S166PRF 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
70V3319S166PRF8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 3.3V 4.5M-Bit 256K x 18 12ns/3.6ns 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 3.3V 4MBIT 256KX18 12NS/3.6NS 128TQFP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM
70V3319S166PRFG 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
70V3319S166PRFG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 3.3V 4.5M-Bit 256K x 18 12ns/3.6ns 128-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 3.3V 4MBIT 256KX18 12NS/3.6NS 128TQFP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx18 STD-PWR 3.3V SYNC DUAL-PORT RAM