- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294088 > 70824L25PF (INTEGRATED DEVICE TECHNOLOGY INC) 4K X 16 STANDARD SRAM, 25 ns, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | 70824L25PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 4K X 16 STANDARD SRAM, 25 ns, PQFP80 |
| 封裝： | TQFP-80 |
| 文件頁數(shù)： | 2/21頁 |
| 文件大?。?/td> | 191K |
| 代理商： | 70824L25PF |
10
IDT70824S/L
High-Speed 4K x 16 Sequential Access Random Access Memory
Military and Commercial Temperature Ranges
End of buffer flag for Buffer #1
End of buffer flag for Buffer #2
15
0
MSB
H
HH
H
HH
H
1
0
LSB I/O BITS
H
3099 drw 12
Cases 8 and 9: (Reserved)
Illegal operations. All outputs will be HIGH on the I/O bus during a READ.
Case 7: Flag Status Register Read
Conditions
Flow Control Bits(5)
NOTES:
1. "H" = VOH for I/O in the output state and "Don't Cares"' for I/O in the input state.
2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously
of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by
CNTEN. The pointer is
also released by
RST, SLD, SSTRT1 and SSTRT2 operations.
Flow Control Register Description(1,2)
NOTE:
1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state.
Cases 6 and 7: Flag Status Register Bit Description(1)
NOTES:
1.
EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
2.
CMD flow control bits are unchanged, the count does not continue advancement.
3. If
EOB1 and EOB2 are equal, then the pointer will jump to the start of Buffer #1.
4. If the counter has stopped at
EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK; otherwise the flow
control will remain in the stop mode.
5. Flow Control Bit settings of '10' and '11' are reserved.
6. Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode"
section.
RST conditions are not set to valid addresses.
Cases 6: Flag Status Register
Write Conditions(1)
NOTES:
1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be
cleared while the second is left alone, or both may be cleared.
2. Remains as it was prior to the
CMD operation, either HIGH (1) or LOW (0).
Buffer #1 flow control
Buffer #2 flow control
Counter Release
(STOP Mode Only)
15
MSB
LSB I/O BITS
0
H
HH
H
HH
4
3
2
1
0
HH
H
3099 drw 11
Flow Control
Bit 1 & Bit 0
(Bit 3 & Bit 2)
Mode
Functional Description
00
BUFFER
CHAINING
EOB1 (EOB2) is asserted (Active LOW output) when the pointer matches the end address of Buffer #1 (Buffer #2).
The pointer value is changed to the start address of Buffer #2 (Buffer #1)(1,3)
01
STOP
EOB1 (EOB2) is asserted when the pointer matches the end address of Butler #1 (Butler #2).
The address pointer will stop inc rementing when it reaches the next address
(EOB address + 1), if CNTEN is LOW
on the next clock's rising edge. Otherwise, the address po inter will stop incrementing on
EOB. Sequential write
operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow
control register.
(1,2,4)
3099 tbl 17
Flag Status Bit 0, (Bit 1)
Functional Description
0Clears Buffer Flag
EOB1, (EOB2).
1
No chang e to the Buffer Flag. (2)
3099 tbl 18
Flag Status Bit 0, (Bit 1)
Functional Description
0
EOB1 (EOB2) flag has not been set, the
Pointer has not reached the End of the
Buffer.
1
EOB1 (EOB2) flag has been set, the
Pointer has reached the end of the
Buffer.
3099 tbl 19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 70824L35PFI | 4K X 16 STANDARD SRAM, 35 ns, PQFP80 |
| 709176001422006 | PCB CONNECTOR |
| 709176001432006 | PCB CONNECTOR |
| 709176001501006 | PCB CONNECTOR |
| 709176001511006 | PCB CONNECTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 70824L35PF | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 64K-Bit 4K x 16 35ns 80-Pin TQFP Tray |
| 70824S20PF | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 64K-Bit 4K x 16 20ns 80-Pin TQFP Tray |
| 70824S25PF | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Async Dual 5V 64K-Bit 4K x 16 25ns 80-Pin TQFP Tray |
| 70825 | 制造商:Gems Sensors & Controls 功能描述:Switches Flow Port Size:1/4" 制造商:Gems Sensors & Controls 功能描述:FLOW SENSOR, 1.5GPM, 69BAR, 1/4" NPT; Pressure Max:69bar; Accuracy %:15%; Port Size:6.35mm; Accuracy:+/-15%; Body Material:Brass; Circuitry:SPST; Connection Size:1/4"; Features:Normally Open at No Flow; Flow Measuring Range:- ;RoHS Compliant: Yes |
| 708250 | 功能描述:固定接線端子 VDFK 4 RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Fixed Terminal Blocks 類型:Wire to Board 節(jié)距:5.08 mm 位置/觸點(diǎn)數(shù)量:2 線規(guī)量程:26-16 電流額定值:13.5 A 電壓額定值:250 V 安裝風(fēng)格:Through Hole 安裝角:Straight 端接類型:Screw 觸點(diǎn)電鍍: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。