- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366254 > 68HC05M68HC (Motorola, Inc.) HCMOS Microcontroller Unit PDF資料下載
參數(shù)資料
| 型號： | 68HC05M68HC |
| 廠商： | Motorola, Inc. |
| 英文描述： | HCMOS Microcontroller Unit |
| 中文描述： | HCMOS微控制器 |
| 文件頁數(shù)： | 49/130頁 |
| 文件大?。?/td> | 1541K |
| 代理商： | 68HC05M68HC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
Interrupts
Interrupt Types
MC68HC705P6A
—
Rev. 2.0
Advance Information
MOTOROLA
Interrupts
49
$1FFA and $1FFB. If the port A interrupts are enabled by the MOR, they
generate external interrupts identically to the IRQ/V
PP
pin.
NOTE:
The internal interrupt latch is cleared nine internal clock cycles after the
interrupt is recognized (immediately after location $1FFA is read).
Therefore, another external interrupt pulse could be latched during the
IRQ service routine.
Another interrupt will be serviced if the IRQ pin is still in a low state when
the RTI in the service routine is executed.
5.3.3.2 Input Capture Interrupt
The input capture interrupt is generated by the 16-bit timer as described
in
Section 8. Capture/Compare Timer
. The input capture interrupt flag
is located in register TSR and its corresponding enable bit can be found
in register TCR. The I bit in the CCR must be clear for the input capture
interrupt to be enabled. The interrupt service routine address is specified
by the contents of memory locations $1FF8 and $1FF9.
5.3.3.3 Output Compare Interrupt
The output compare interrupt is generated by a 16-bit timer as described
in
Section 8. Capture/Compare Timer
.
The output compare interrupt
flag is located in register TSR and its corresponding enable bit can be
found in register TCR. The I bit in the CCR must be clear for the output
compare interrupt to be enabled. The interrupt service routine address is
specified by the contents of memory locations $1FF8 and $1FF9.
5.3.3.4 Timer Overflow Interrupt
The timer overflow interrupt is generated by the 16-bit timer as described
in
Section 8. Capture/Compare Timer
. The timer overflow interrupt flag
is located in register TSR and its corresponding enable bit can be found
in register TCR. The I bit in the CCR must be clear for the timer overflow
interrupt to be enabled. This internal interrupt will vector to the interrupt
service routine located at the address specified by the contents of
memory locations $1FF8 and $1FF9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 68HC070KH12 | 8 BIT MICROCONTROLLER UNITS |
| 68HC08KH12 | 8 BIT MICROCONTROLLER UNITS |
| 68HC08M68HC | HCMOS Microcontroller Unit |
| 68HC11 | Technical Data |
| 68HC12 | Advance Information |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 68HC05P4A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC05P4A_1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC05P5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION(General Release) |
| 68HC05P9A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION(General Release) |
| 68HC05P9A_1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION(General Release) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。