The bus-hold circuitry uses a resistor with a nominal resistance (RBH), approximately 7 kΩ, to weakly pull
the signal level to the last-driven state of the pin. The bus-hold circuitry holds this pin state until the next
input signal is present. Because of this, you do not require an external pull-up or pull-down resistor to hold
a signal level when the bus is tri-stated.
For each I/O pin, you can individually specify that the bus-hold circuitry pulls non-driven pins away from
the input threshold voltage—where noise can cause unintended high-frequency switching. To prevent over-
driving signals, the bus-hold circuitry drives the voltage level of the I/O pin lower than the VCCIO level.
If you enable the bus-hold feature, you cannot use the programmable pull-up option. To configure the I/O
pin for differential signals, disable the bus-hold feature.
Pull-up Resistor
Each I/O pin provides an optional programmable pull-up resistor during user mode. The pull-up resistor
weakly holds the I/O to the VCCIO level.
The Cyclone V device supports programmable weak pull-up resistors only on user I/O pins but not on
dedicated configuration pins, dedicated clock pins, or JTAG pins .
If you enable this option, you cannot use the bus-hold feature.
On-Chip I/O Termination in Cyclone V Devices
Dynamic RS and RT OCT provides I/O impedance matching and termination capabilities. OCT maintains
signal quality, saves board space, and reduces external component costs.
The Cyclone V devices support OCT in all FPGA I/O banks. For the HPS I/Os, the column I/Os do not
support OCT.
Table 5-28: OCT Schemes Supported in Cyclone V Devices
Supported in HPS Row I/Os
OCT Schemes
Direction
Yes
RS OCT with calibration
Output
Yes
RS OCT without calibration
Yes
RT OCT with calibration
Input
—
RD OCT (LVDS and SLVS
I/O standards only)
Yes
Dynamic RS OCT and RT
OCT
Bidirectional
Related Information
I/O Features in Cyclone V Devices
Altera Corporation
CV-52005
Pull-up Resistor
5-34
2014.01.10