- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄67346 > 5962F0721401VZC 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962F0721401VZC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 封裝： | CERAMIC, MS-026VFB, QFP-128 |
| 文件頁數(shù)： | 7/48頁 |
| 文件大小： | 1421K |
| 代理商： | 5962F0721401VZC |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Symbol
Parameter
Conditions
Notes
Typical
(Note 7)
Min
Max
Units
Sub-
groups
Pipeline Delay (Latency)
1:2 Demux Mode
DI Outputs
13
CLK±
Cycles
DId Outputs
14
DQ Outputs
Non-
DES
Mode
(Notes
13
DES
Mode
13.5
DQd Outputs
Non-
DES
Mode
14
DES
Mode
14.5
Pipeline Delay (Latency)
1:1 Demux Mode
DI Outputs
13
CLK±
Cycles
DId Outputs
14
DQ Outputs
Non-
DES
Mode
(Notes
13
DES
Mode
13.5
DQd Outputs
Non-
DES
Mode
14
DES
Mode
14.5
Over Range Recovery Time
Differential V
IN step from
±1.2V to 0V to get accurate
conversion
1
CLK±
Cycle
t
WU
PD low to Rated Accuracy
Conversion (Wake-Up Time)
Non-DES Mode
500
ns
DES Mode
1
s
f
SCLK
Serial Clock Frequency
15
MHz
t
SSU
Data to Serial Clock Setup
Time
2.5
ns (min)
t
SH
Data to Serial Clock Hold
Time
1
ns (min)
Serial Clock Low Time
26
ns
Serial Clock High Time
26
ns
t
CAL
Calibration Cycle Time
1.4 x 106
CLK±
Cycles
t
CAL_L
CAL Pin Low Time
See Figure 10
1280
CLK±
Cycles
9, 10, 11
t
CAL_H
CAL Pin High Time
See Figure 10
1280
CLK±
Cycles
9, 10, 11
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. There is no guarantee of operation at the Absolute Maximum
Ratings. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications
and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics
may degrade when the device is not operated under the listed test conditions.
Note 2:
All voltages are measured with respect to GND = DR GND = 0V, unless otherwise specified.
Note 3:
When the input voltage at any pin exceeds the power supply limits (that is, less than GND or greater than V
A), the current at that pin should be limited to
25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to
two. This limit is not placed upon the power, ground and digital output pins.
Note 4:
Human body model is 100 pF capacitor discharged through a 1.5 k
resistor.
Note 5:
The analog inputs are protected as shown below. Input voltage magnitudes beyond the Absolute Maximum Ratings may damage this device.
15
www.national.com
ADC08D1520QML
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-0721401VZC | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 5962-0721401VZC | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 5962F0721401VZC | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP128 |
| 5962F1023702VXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
| 5962F1023701QXC | 16-CHANNEL, SGL ENDED MULTIPLEXER, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F1023501KXA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K4A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K5A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502K6A | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
| 5962F1023502KYA | 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。