參數(shù)資料
型號(hào): 403GC-3BA33C1
元件分類: 復(fù)位半導(dǎo)體
英文描述: 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
中文描述: 32位微處理器
文件頁(yè)數(shù): 40/48頁(yè)
文件大?。?/td> 768K
代理商: 403GC-3BA33C1
IBM PowerPC 403GC
40
DRAM Read-Write-Read, One Wait
Bank Register Bit Settings
Notes:
1. If internal mux mode is used, address bits A11:29 represent address bits described in Table 20 on page 32.
2. During internal mux mode access, A6:10 retain their unmultiplexed values.
3. If external mux mode is used, A11:29 are unaffected and do not change between CAS and RAS cycles.
4. If bus width is programmed as byte or half-word, WBE2:3 represent address bits A30:31 regardless of mux mode.
5. WBE0:1 are always ones during DRAM transfers.
SLF
ERM
Bus
Width
Ext
Mux
RAS-to-
CAS
Refresh
Mode
Page
Mode
First
Access
Burst
Access
Prechg
Cycles
Refresh
RAS
Refresh
Rate
Bit 13 Bit 14
Bits
15:16
Bit 17
Bit 18
Bit 19
Bit 20
Bits
21:22
Bits
23:24
Bit 25
Bit 26
Bits
27:30
0 or 1
0
xx
x
0
0
0
01
xx
0
x
xxxx
SysClk
A11:29
R/W
RAS
CAS0:3
DRAMOE
DRAMWE
D0:31
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16
1
AMuxCAS
Data1
Data2
Data3
RAS
CAS
CAS
Pre-
CAS
CAS
Pre-
CAS
CAS
Pre-
Charge
Row1
Column1
Row2
Column2
Row3
Column3
BusError
E
E
E
相關(guān)PDF資料
PDF描述
403GC-3BA40C1 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC50C2 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC66C2 32-Bit Microprocessor
403GCX-3BC80C2 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC80C2A 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
403GC-3BA40C1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX2JC66C2 制造商:IBM 功能描述:38R2233
403GCX-3BC50C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX-3BC66C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX-3BC80C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor