參數(shù)資料
型號： 403GC-3BA33C1
元件分類： 復(fù)位半導(dǎo)體
英文描述： 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
中文描述： 32位微處理器
文件頁數(shù)： 35/48頁
文件大小： 768K
代理商： 403GC-3BA33C1
IBM PowerPC 403GC
35
SRAM, ROM, or I/O Read Request, Wait Extended with Ready
Bank Register Bit Settings
Notes:
1. WBE2:3 are address bits 30:31 if the bus width is programmed as byte or halfword.
2. See Table 19 on page 32 for WBE signal definitions based on bus width.
3. WBE signals can be read/write byte enables based on the setting of a control bit in the IOCR. See waveform and
note 3 on page 33.
4. Wait must be programmed to a value
≥
(CSon + OEon). If Wait > (CSon + OEon), then all signals will retain the
values shown in cycle 4 until the Wait timer expires.
5. If Hold is programmed > 001, all 403GC output signals retain the values shown in cycle 7 until the Hold timer
expires.
6. If Wait = 00 0000, the Ready input is ignored and single-cycle transfers occur. If Wait = 00 0001, Ready is sampled
starting in cycle 2. If Wait > 00 0001, Ready is sampled starting after the Wait cycles have expired.
7. The Ready input can be synchronous or asynchronous based on the setting of a control bit in the IOCR. When
Ready is synchronous, data is captured one cycle after Ready is sampled active. When Ready is asynchronous,
data is transferred in the third cycle after Ready is sampled active.
8. If the Ready input has not been sampled active within 128 cycles from the start of the bus operation, and the
device-paced timeout disable in the IOCR is not set to one, the operation will terminate and a timeout error will
occur.
SLF
Burst
Mode
Bus
Width
Ready
Enable
Wait
States
CSon
OEon
WEon
WEoff
Hold
Bit 13
Bit 14
Bits 15:16
Bit 17
Bits 18:23
Bit 24
Bit 25
Bit 26
Bit 27
Bits 28:30
0 or 1
0
xx
1
00 0010
0 or 1
0 or 1
0 or 1
x
001
A6:29,
1
WBE2[A30],
WBE3[A31]
R/W
CSx
5
OE
4,5
WBE0:3
2,3
D0:31
Address Valid
Data In
CSon=0
CSon=1
CSon=0
OEon=0
CSon=0,1
OEon=1,0
CSon=1
OEon=1
Ready
7
Wait
Not
Ready
Not
Ready
Sample Ready
Ready
Sample Data
Hold
SysClk
1
2
3
4
5
6
7
8
BusError
Error
相關(guān)PDF資料
PDF描述
403GC-3BA40C1 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC50C2 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC66C2 32-Bit Microprocessor
403GCX-3BC80C2 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
403GCX-3BC80C2A 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
403GC-3BA40C1 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX2JC66C2 制造商:IBM 功能描述:38R2233
403GCX-3BC50C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX-3BC66C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
403GCX-3BC80C2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*