- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371435 > 28F640P3 (Intel Corp.) Intel StrataFlash Embedded Memory PDF資料下載
參數(shù)資料
| 型號： | 28F640P3 |
| 廠商： | Intel Corp. |
| 英文描述： | Intel StrataFlash Embedded Memory |
| 中文描述： | 英特爾StrataFlash嵌入式存儲器 |
| 文件頁數(shù)： | 32/82頁 |
| 文件大?。?/td> | 749K |
| 代理商： | 28F640P3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
28F6408W30, 28F3204W30, 28F320W30, 28F640W30
26
Preliminary
EFP consists of four phases: setup, program, verify and exit. Refer to
Figure 32,
“
Enhanced
Factory Program Flowchart
”
on page 63
for a detailed graphical representation on how to
implement EFP.
5.3.1
EFP Requirements and Considerations
EFP requirements:
Ambient temperature: T
A
= 25
°
C ±5
°
C
V
CC
within specified operating range
V
PP
within specified V
PP2
range
Target block unlocked
EFP considerations:
Block cycling below 10 erase cycles
(1)
RWW not supported
(2)
EFP programs one block at a time
EFP cannot be suspended
(1)
Recommended for optimum performance. Some degradation in performance may occur if this limit is exceeded, but the
internal algorithm will continue to work properly.
(2)
Code or data cannot be read from another partition during EFP.
5.3.2
Setup Phase
After receiving the EFP Setup (30h) and Confirm (D0h) command sequence, device SR.7
transitions from a
‘
1
’
to a
‘
0
’
indicating that the WSM is busy with EFP algorithm startup. A delay
before checking SR.7 is required to allow the WSM time to perform all of its setups and checks
(V
PP
level and block lock status). If an error is detected, status register bits SR.4, SR.3 and/or SR.1
are set and EFP operation terminates.
5.3.3
Program Phase
After setup completion, the host programming system must check SR.0 to determine
“
data-stream
ready
”
status (SR.0=0). Each subsequent write after this is a program-data write to the flash array.
Each cell within the memory word to be programmed to
‘
0
’
will receive one WSM pulse;
additional pulses, if required, occur in the verify phase. SR.0=1 indicates that the WSM is busy
applying the program pulse.
The host programmer must poll the device's status register for the
“
program done
”
state after each
data-stream write. SR.0=0 indicates that the appropriate cell(s) within the accessed memory
location have received their single WSM program pulse, and that the device is now ready for the
next word. Although the host may check full status for errors at any time, it is only necessary on a
block basis, after EFP exit.
Addresses must remain within the target block. Supplying an address outside the target block
immediately terminates the program phase; the WSM then enters the EFP verify phase.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F320C3 | 3 Volt Advanced Boot Block Flash Memory(3 V 高級快速引導(dǎo)塊閃速存儲器) |
| 28F800C3 | 3 Volt Advanced Boot Block Flash Memory(3 V 高級快速引導(dǎo)塊閃速存儲器) |
| 28F160C3 | 3 Volt Advanced Boot Block Flash Memory(3 V 高級快速引導(dǎo)塊閃速存儲器) |
| 28F320D18 | 1.8 Volt Intel Dual-Plane Flash Memory(1.8 V Intel 雙平面閃速存儲器) |
| 28F320J5 | 5 Volt Intel StrataFlash Memory(5 V 32M位英特爾StrataFlash存儲器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F640W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F650 | 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip |
| 28F651 | 制造商:Cinch Connectors 功能描述:2 Lug Terminal Strip |
| 28F652 | 制造商:Cinch Connectors 功能描述:3 Lug Terminal Strip |
| 28F653 | 制造商:Cinch Connectors 功能描述:4 Lug Terminal Strip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。