28F6408W30, 28F3204W30, 28F320W30, 28F640W30
14
Preliminary
.
4.2.1
Read Mode (RM)
CR.15 sets the flash read mode. The two read modes are page mode (default mode) and burst
mode. The flash device can only be configured for one of these modes at any one time.
4.2.2
First Latency Count (LC
2
–
0
)
The First Access Latency Count configuration tells the device how many clocks must elapse from
ADV#-high (V
IH
) before the first data word should be driven onto its data pins. The input clock
frequency determines this value. See
Table 6,
“
Configuration Register Bits
”
on page 13
for latency
values.
Figure 7,
“
First Access Latency Configuration
”
on page 16
shows data output latency from
ADV#-active for different latencies.
Use these equations to calculate First Access Latency Count:
{1/ Frequency} = CLK Period
(1)
n (CLK Period)
≥
t
AVQV
(ns) + t
ADD-DELAY
(ns) + t
DATA
(ns) (2)
n-2 = First Access Latency Count (LC)
*
(3)
Table 7. Configuration Register Bit Settings
Bit Name
Setting
Read Mode (RM)
CR.15
0 = Burst or synchronous mode.
1 = Page or asynchronous mode.
First Latency Count (LC
2-0
)
CR.13
–
CR.11
Code 0 = 000. Reserved.
Code 1 = 001. Reserved.
Code 2 = 010.
Code 3 = 011.
Code 4 = 100.
Code 5 = 101.
Code 6 = 110. Reserved.
Code 7 = 111. Reserved.
WAIT Polarity (WT)
CR.10
0 = active low signal.
1 = active high signal
Data Output Configuration (DOC)
CR.9
0 = hold data for one clock cycle.
1 = hold data for two clock cycles.
WAIT Configuration (WC)
CR.8
0 = WAIT signal asserted during 16-word row boundary transition.
1 = WAIT signal assert one data cycle before 16-word row boundary
transition.
Burst Sequence (BS)
CR.7
0 = Intel burst sequence.
1 = linear burst sequence.
Clock Configuration (CC)
CR.6
0 = falling edge of clock.
1 = rising edge of clock.
Burst Wrap (BW) CR.3
0 = Wrap enabled.
1 = Wrap disabled.
Burst Length (BL
2-0
)
CR.2
–
CR.0
001 = 4 Word burst mode.
010 = 8 Word burst mode.
011 = Reserved.
111 = Continuous burst mode.