E
28F160S5/28F320S5
9
PRELIMINARY
56-LEAD SSOP
STANDARD PINOUT
16 mm x 23.7 mm
TOP VIEW
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
28FCE #
NC
A
20
A
19
A
18
A
17
A
16
V
CC
WE#
WP#
DQ
13
DQ
5
DQ
12
DQ
4
OE#
GND
DQ
6
DQ
14
DQ
7
DQ
15
A
12
A
13
A
14
A
15
3/5#
0
CE #
1
V
CC
STS
OE#
GND
A
8
BYTE#
NC
NC
GND
DQ
2
DQ
10
DQ
3
DQ
11
DQ
0
A
0
DQ
8
DQ
1
DQ
9
V
CC
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
9
A
10
A
11
PP
R/P#
28F016SV
NC
WE#
WP#
DQ
13
DQ
5
DQ
12
DQ
4
GND
DQ
6
DQ
14
DQ
7
DQ
15
A
12
A
13
A
14
A
15
CE #
0
CE #
A
21
1
A
20
A
19
A
18
A
17
A
16
V
CC
V
CC
NC
NC
A
20
A
19
A
18
A
17
A
16
V
CC
WE#
WP#
DQ
13
DQ
5
DQ
12
DQ
4
OE#
GND
DQ
6
DQ
14
DQ
7
DQ
15
STS
A
12
A
13
A
14
A
15
CE #
0
CE #
1
V
CC
2V
PP
R/P#
GND
A
8
BYTE#
NC
NC
GND
DQ
2
DQ
10
DQ
3
DQ
11
DQ
0
A
0
DQ
8
DQ
1
DQ
9
V
CC
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
9
A
10
A
11
28F016SV
GND
A
8
BYTE#
NC
NC
GND
DQ
2
DQ
10
DQ
3
DQ
11
DQ
0
A
0
DQ
8
DQ
1
DQ
9
V
CC
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
9
A
10
A
11
PP
R/P#
RY/BY#
Hghlights pinout changes.
28F320S5
28F320S3
28F160S5
28F160S3
2V
28F320S3
2V
28F160S3
0609_03
Figure 3. 28F320S5 and 28F160S5 SSOP 56-Lead Pinout
2.0
PRINCIPLES OF OPERATION
The 5 Volt FlashFile memories include an on-chip
Write State Machine (WSM) to manage block
erase, program,
and
functions. It allows for: 100% TTL-level control
inputs, fixed power supplies during block erasure,
programming, lock-bit configuration, and minimal
processor overhead with RAM-like interface
timings.
lock-bit
configuration
After initial device power-up or return from deep
power-down mode (see Bus Operations), the
device defaults to read array mode. Manipulation
of external memory control pins allow array read,
standby, and output disable operations.
Read Array, status register, query, and identifier
codes can be accessed through the CUI
independent
of
the
programming voltage on V
PP
enables successful
V
PP
voltage.
Proper
block
configuration. All functions associated with
altering memory contents
—block erase, program,
lock-bit configuration, status, and identifier
codes—are accessed via the CUI and verified
through the status register.
erasure,
program,
and
lock-bit
Commands are written using standard micro-
processor write timings. The CUI contents serve
as input to the WSM that controls the block
erase, programming, and lock-bit configuration.
The internal algorithms are regulated by the
WSM,
including
pulse
verification, and margining of data. Addresses
and data are internally latched during write
cycles. Writing the appropriate command outputs
array data, identifier codes, or status register
data.
repetition,
internal
Interface software that initiates and polls
progress of block erase, programming, and lock-