參數(shù)資料
型號: 28F320J3A
廠商: Intel Corp.
英文描述: 3 Volt Intel StrataFlash Memory(3 V 32M位英特爾StrataFlash存儲器)
中文描述: 3伏特英特爾StrataFlash存儲器(3伏32兆位英特爾的StrataFlash存儲器)
文件頁數(shù): 14/58頁
文件大小: 574K
代理商: 28F320J3A
28F128J3A, 28F640J3A, 28F320J3A
8
PRODUCT PREVIEW
3.1
Read
Information can be read from any block, query, identifier codes, or status register independent of
the V
PEN
voltage.
Upon initial device power-up or after exit from reset/power-down mode, the device automatically
resets to read array mode. Otherwise, write the appropriate read mode command (Read Array, Read
Query, Read Identifier Codes, or Read Status Register) to the CUI. Six control pins dictate the data
flow in and out of the component: CE
0
, CE
, CE
, OE#, WE#, and RP#. The device must be enabled
(see Table 2,
Chip Enable Truth Table
), and OE# must be driven active to obtain data at the
outputs. CE
, CE
, and CE
are the device selection controls and, when enabled (see Table 2,
Chip
Enable Truth Table
), select the memory device. OE# is the data output (DQ
DQ
) control and,
when active, drives the selected memory data onto the I/O bus. WE# must be at V
IH
.
When reading information in read array mode, the device supports two asynchronous read
configurations: page-mode and standard byte/word reads. Standard word/byte reading is the default
read configuration state. Page-mode reading
is enabled by writing to the read configuration
register. This mode provides high data transfer rate for memory subsystems. In this state, data is
internally read and stored in a high-speed page buffer. A
2:0
addresses data in the page buffer. The
page size is four words or eight bytes.
3.2
Output Disable
With OE# at a logic-high level (V
IH
), the device outputs are disabled. Output pins DQ
0–
DQ
15
are
placed in a high-impedance state.
3.3
Standby
CE
, CE
, and CE
can disable the device (see Table 2,
Chip Enable Truth Table
) and place it in
standby mode which substantially reduces device power consumption. DQ
DQ
outputs are placed
in a high-impedance state independent of OE#. If deselected during block erase, program, or lock-
bit configuration, the WSM continues functioning, and consuming active power until the operation
completes.
3.4
Reset/Power-Down
RP# at V
IL
initiates the reset/power-down mode.
In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state, and
turns off numerous internal circuits. RP# must be held low for a minimum of t
. Time t
is
required after return from reset mode until initial memory access outputs are valid. After this wake-
up interval, normal operation is restored. The CUI is reset to read array mode and status register is
set to 80H.
During block erase, program, or lock-bit configuration modes, RP#-low will abort the operation. In
default mode, STS transitions low and remains low for a maximum time of t
+ t
until the reset
operation is complete. Memory contents being altered are no longer valid; the data may be partially
corrupted after a program or partially altered after an erase or lock-bit configuration. Time t
PHWL
is
required after RP# goes to logic-high (V
IH
) before another command can be written.
相關(guān)PDF資料
PDF描述
28F640J3A 3 Volt Intel StrataFlash Memory(3 V 64M位英特爾StrataFlash存儲器)
28F128 3 Volt Intel StrataFlash Memory
28F1602C3 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲器和靜態(tài)存儲器)
28F3204C3 3 V Advanced+ Stacked Chip Scale Package Memory(3V高級堆芯片封裝存儲器)
28F1604C3 3 Volt Advanced+ Stacked Chip Scale Package Memory(3V閃速存儲器和靜態(tài)存儲器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F320J3D75 制造商:undefined 功能描述:
28F320J5 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT
28F320J5_02 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory
28F320S3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
28F320S5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:WORD-WIDE FlashFile MEMORY FAMILY