參數(shù)資料
型號(hào): 24C02SC
廠商: Microchip Technology Inc.
英文描述: 2K 5.0V IIC serial EEPROMs(2.5V~5.5V,2K位,1M次擦寫(xiě)周期,ISO7816標(biāo)準(zhǔn))
中文描述: 2K 5.0V國(guó)際進(jìn)口電壓(2.5V?5.5V的和2K位,100萬(wàn)次擦寫(xiě)周期,符合ISO7816標(biāo)準(zhǔn)串行EEPROM)
文件頁(yè)數(shù): 21/170頁(yè)
文件大?。?/td> 4191K
代理商: 24C02SC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
2003 Microchip Technology Inc.
Preliminary
DS40300C-page 19
PIC16F62X
3.2.2.1
STATUS Register
The STATUS register, shown in Register 3-1, contains
the arithmetic status of the ALU, the RESET status and
the bank select bits for data memory (SRAM).
The STATUS register can be the destination for any
instruction, like any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are not
writable. Therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For example,
CLRF STATUS
will clear the upper-three
bits and set the Z bit. This leaves the STATUS register
as
000uu1uu
(where
u
= unchanged).
It is recommended, therefore, that only
BCF, BSF,
SWAPF
and
MOVWF
instructions are used to alter the
STATUS register because these instructions do not
affect any STATUS bit. For other instructions, not
affecting any STATUS bits, see the “Instruction Set
Summary”.
REGISTER 3-1:
STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)
Note 1:
The C and DC bits operate as a Borrow
and Digit Borrow out bit, respectively, in
subtraction. See the
SUBLW
and
SUBWF
instructions for examples.
R/W-0
R/W-0
R/W-0
R-1
R-1
R/W-x
R/W-x
R/W-x
IRP
RP1
RP0
TO
PD
Z
DC
C
bit 7
bit 0
bit 7
IRP
: Register Bank Select bit (used for indirect addressing)
1
= Bank 2, 3 (100h - 1FFh)
0
= Bank 0, 1 (00h - FFh)
bit 6-5
RP1:RP0
: Register Bank Select bits (used for direct addressing)
00
= Bank 0 (00h - 7Fh)
01
= Bank 1 (80h - FFh)
10
= Bank 2 (100h - 17Fh)
11
= Bank 3 (180h - 1FFh)
bit 4
TO
: Timeout bit
1
= After power-up,
CLRWDT
instruction, or
SLEEP
instruction
0
= A WDT timeout occurred
bit 3
PD
: Power-down bit
1
= After power-up or by the
CLRWDT
instruction
0
= By execution of the
SLEEP
instruction
bit 2
Z
: Zero bit
1
= The result of an arithmetic or logic operation is zero
0
= The result of an arithmetic or logic operation is not zero
bit 1
DC
: Digit carry/borrow bit (
ADDWF
,
ADDLW,SUBLW,SUBWF
instructions) (for borrow the polarity
is reversed)
1
= A carry-out from the 4th low order bit of the result occurred
0
= No carry-out from the 4th low order bit of the result
bit 0
C
: Carry/borrow bit (
ADDWF
,
ADDLW,SUBLW,SUBWF
instructions)
1
= A carry-out from the Most Significant bit of the result occurred
0
= No carry-out from the Most Significant bit of the result occurred
Note 1:
For borrow the polarity is reversed. A subtraction is executed by adding the two’s
complement of the second operand. For rotate (
RRF, RLF
) instructions, this bit is
loaded with either the high or low order bit of the source register.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown
相關(guān)PDF資料
PDF描述
24C02A 2K 5.0V CMOS serial EEPROMs(2K位,5.0V,IIC串行EEPROM)
24C02C 2K 5.0V IIC serial EEPROMs(2K位,1M次擦寫(xiě)周期,硬件寫(xiě)保護(hù),二線串行接口,EEPROM)
24C02C-EP 2K 5.0V I 2 C ⑩ Serial EEPROM
24C02C-ESN 2K 5.0V I 2 C ⑩ Serial EEPROM
24C02C-EST 2K 5.0V I 2 C ⑩ Serial EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
24C02SC/S 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SERIAL EEPROM|256X8|CMOS|DIE
24C02SC-/S 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:1K/2K 5.0V I2C Serial EEPROMs for Smart Cards
24C02SC/S08 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SERIAL EEPROM|256X8|CMOS|DIE
24C02SC-/S08 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:1K/2K 5.0V I2C Serial EEPROMs for Smart Cards
24C02SC/W 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:SERIAL EEPROM|256X8|CMOS|WAFER