參數(shù)資料
型號(hào)： XRT86VL38
廠商： Exar Corporation
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù)： 20/66頁
文件大?。?/td> 425K
代理商： XRT86VL38
XRT86VL38
17
OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
REV. V1.2.0
TxSYNC0/
TxNEG0
TxSYNC1/
TxNEG1
TxSYNC2/
TxNEG2
TxSYNC3/
TxNEG3
TxSYNC4/
TxNEG4
TxSYNC5/
TxNEG5
TxSYNC6/
TxNEG6
TxSYNC7/
TxNEG7
A9
C16
B24
K22
AF24
AF16
AD8
AE4
B9
F14
C20
J20
Y17
V13
AA4
AA2
I/O
12
Transmit Single Frame Sync Pulse (TxSYNCn) / Transmit
Negative Digital Input (TxNEGn):
The exact function of these pins depends on the mode of
operation selected, as described below.
DS1/E1 Base Rate Mode (1.544MHz/2.048MHz) - TxSYNCn:
These TxSYNCn pins are used to indicate the single frame
boundary within an outbound T1/E1 frame. In both DS1 or E1
mode, the single frame boundary repeats every 125 microsec-
onds (8kHz).
In DS1/E1 base rate, TxSYNCn can be configured as either
input or output as described below.
When TxSYNCn is configured as an Input
:
Users must provide a signal which must pulse "High" for one
period of TxSERCLK during the first bit of an outbound DS1/
E1 frame. It is imperative that the TxSYNC input signal be syn-
chronized with the TxSERCLK input signal.
When TxSYNCn is configured as an Output:
The transmit T1/E1 framer will output a signal which pulses
"High" for one period of TxSERCLK during the first bit of an
outbound DS1/E1 frame.
DS1/E1 High-Speed Backplane Modes* - TxSYNCn as
INPUT ONLY:
In this mode, TxSYNCn must be an input regardless of the
clock source that is chosen to be the timing source for the
transmit framer. In 2.048MVIP/4.096/8.192MHz high-speed
modes, TxSYNCn pins must be pulsed ’High’ for one period of
TxSERCLK during the first bit of the outbound T1/E1 frame. In
HMVIP mode, TxSYNC0 and TxSYNC4 must be pulsed ’High’
for 4 clock cycles of the TxMSYNC/TxINCLK signal in the
position of the first two and the last two bits of a multiplexed
frame. In H.100 mode, TxSYNC0 and TxSYNC4 must be
pulsed ’High’ for 2 clock cycles of the TxMSYNC/TxINCLK sig-
nal in the position of the first and the last bit of a multiplexed
frame.
DS1 or E1 Framer Bypass Mode - TxNEGn
In this mode, TxSYNCn is used as the negative digital input
pin (TxNEG) to the LIU.
N
OTE
:
*High-speed backplane modes include (For T1/E1)
2.048MVIP,
4.096MHz,
HMVIP, H.100, Bit-multiplexed modes, and (For T1
only) 12.352MHz Bit-multiplexed mode.
N
OTE
:
In DS1 high-speed modes, the DS-0 data is mapped
into an E1 frame by ignoring every fourth time slot
(don’t care).
N
OTE
:
These 8 pins are internally pulled “Low” for each
channel.
8.192MHz,
16.384MHz
TRANSMIT SYSTEM SIDE INTERFACE
S
IGNAL
N
AME
420 P
KG
B
ALL
#
484 P
KG
B
ALL
#
T
YPE
O
UTPUT
D
RIVE
(
M
A)
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XRT86VL38_1 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL3x Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL3X_07 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT86VL3X Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
XRT91L30_0611 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86VL38_07 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - E1 REGISTER DESCRIPTION
XRT86VL38_1 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
XRT86VL38_2 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
XRT86VL38ES 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT86VL38ES484 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*