- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376460 > XRT4500 (Exar Corporation) MULTIPROTOCOL SERIAL NETWORK INTERFACE IC PDF資料下載
參數(shù)資料
| 型號： | XRT4500 |
| 廠商： | Exar Corporation |
| 英文描述： | MULTIPROTOCOL SERIAL NETWORK INTERFACE IC |
| 中文描述： | 多協(xié)議串行網(wǎng)絡(luò)接口芯片 |
| 文件頁數(shù)： | 61/99頁 |
| 文件大?。?/td> | 1384K |
| 代理商： | XRT4500 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
XRT4500
MULTIPROTOCOL SERIAL NETWORK INTERFACE IC
REV. 1.0.7
á
58
nal to the “SCTE_IN” input pin of the DCE SCC.
There is no need to design in extra glue logic to multi-
plex the “SCTE” output pin of the XRT4500 with the
TXC output pin of the DCE SCC.
Additionally, if the DCE Equipment is being interfaced
to a DTE Terminal which does not support the SCTE
signal, (e.g., the XRT4500 is now operating in the “2-
Clock” Mode), and if the “DCE/DTE Interface” config-
uration settings are such that the “TXD-to-TXC” set-
up time requirements of the DCE SCC are being vio-
lated, then the user can eliminate this problem by in-
voking the “Clock Invert” feature of the XRT4500.
1.3.7
The Latch Mode of Operation
The Latch Mode of operation permits the user to latch
the state of the “Mode Control” input pins (M[2:0]) into
the XRT4500 internal circuitry. This feature frees up
of the signals, driving the M[2:0] input pins (pins 6, 5,
and 4) for other purposes.
Because of this feature, it is permissible to control the
state of the “M[2:0]” input pins via certain signals
within a bi-directional data bus (which is controlled by
a microprocessor or microcontroller).
The user invokes this feature by driving the “LATCH”
input pin (pin 44) from “l(fā)ow” to “high”. During this
“l(fā)ow” to “high” transition, the contents of the “M[2:0]”
input pins will be “l(fā)ocked” (or latched) into internal cir-
cuitry within the XRT4500. At this point (as long as
the “LATCH” input pin remains “high”) the user's sys-
tem can do other things with the signal which are also
driving the “M[2:0]” without affecting the behavior the
XRT4500.
The user disables the “LATCH” feature by driving the
“LATCH” input pin, from “high” to “l(fā)ow”. Once the
“LATCH” input pin is “l(fā)ow”, then the behavior of the
XRT4500 will be dictated by the state of the “M[2:0]”
input pins.
1.3.8
The Registered Mode of Operation
The XRT4500 includes a feature which is known as
“Registered Mode” operation. The user can enable
the “Registered” Mode by setting the “REG” input pin
“HIGH”. Conversely, the user can disable the “Regis-
tered” Mode by setting the “REG” input pin “LOW”.
If the user enables the “Registered” Mode, then the
following things will happen.
a. The XRT4500 will be configured to sample and
latch the contents of the “TX5D” and “TX8D” input
pins, upon the rising edge of the “REG_CLK” input
signal.
b. The XRT4500 will be configured to output data (to
the SCC) via the “RX5D” and “RX8D” output pins, up-
on the rising edge of the “REG_CLK” signal.
This feature is useful in application, which use a SCC
or a Microcontroller (that requires an external clock
signal to sample the “DSR” and the “RI” (or “TM”) sig-
nals. Further, this feature also configures the
XRT4500 to sample the state of the “DTR” and the
“RL” signal upon the rising edge of an external clock
signal.
If the user invokes this feature, then the relationship
between the XRT4500 and the SCC/Microprocessor
is as depicted below in Figure 31.
F
IGURE
31. A
N
I
LLUSTRATION
OF
THE
E
FFECTIVE
I
NTERFACE
BETWEEN
THE
XRT4500
AND
THE
SCC/M
ICROPRO
-
CESSOR
WHEN
THE
“R
EGISTERED
” M
ODE
IS
ENABLED
TX5D
RX5D
TX8D
RX8D
REG_CLK
μ
C
/
μ
P
DTR_Signal
DSR_Signal
RL_Signal
RI_Signal
External Clock
XRT4500
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT4500CV | MULTIPROTOCOL SERIAL NETWORK INTERFACE IC |
| XRT56L85 | Low Power PCM Line Interface |
| XRT5794ES | Evaluation System |
| XRT5894ES | () |
| XRT5894 | Four-Channel E1 Line Interface (3.3V or 5.0V)(四通道E1 3.3V線接口單元) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT4500CV | 制造商:EXAR 制造商全稱:EXAR 功能描述:MULTIPROTOCOL SERIAL NETWORK INTERFACE IC |
| XR-T5600P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Repeater |
| XR-T56188CD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
| XR-T56188CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
| XR-T56188ID | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。