REV. 1.0.2 TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER 2.2.1 SPI Bus Interface The SPI interface consists of f" />
參數資料
型號: XR20V2172IL64-F
廠商: Exar Corporation
文件頁數: 51/51頁
文件大?。?/td> 0K
描述: IC UART/TXRX I2C/SPI RS232 64QFN
標準包裝: 260
特點: *
通道數: 2,DUART
FIFO's: 64 字節(jié)
規(guī)程: RS232
電源電壓: 2.97 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調制解調器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤
供應商設備封裝: 64-QFN(9x9)
包裝: 托盤
XR20V2172
9
REV. 1.0.2
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
2.2.1
SPI Bus Interface
The SPI interface consists of four lines: serial clock (SCL), chip select (CS#), slave output (SO) and slave input
(SI). The serial clock, slave output and slave input can be as fast as 18 MHz at 3.3V. To access the device in
the SPI mode, the CS# signal for the V2172 is asserted by the SPI master, then the SPI master starts toggling
the SCL signal with the appropriate transaction information. The first byte sent by the SPI master includes
whether it is a read or write transaction and the UART register being accessed. See Table 3 below.
TABLE 3: SPI FIRST BYTE FORMAT
BIT
FUNCTION
7
Read/Write#
Logic 1 = Read
Logic 0 = Write
6:3
UART Internal Register Address A3:A0
2:1
UART Channel Select
’00’ = UART Channel A
’01’ = UART Channel B
0
Reserved
After the last read or write transaction, the SPI master will set the SCL signal back to its idle state (LOW).
2.3
Device Reset
The RESET# input resets the internal registers and the serial interface outputs in the UART to its default state
(see Table 16). An active low pulse of longer than 40 ns duration will be required to activate the reset function
in the device.
2.4
Internal Registers
The V2172 has a set of enhanced registers for control, monitoring and data loading and unloading. The
configuration register set is compatible to the industry standard ST16C550. These registers function as data
holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR),
receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR),
programmable data rate (clock) divisor registers (DLL/DLM/DLD), and a user accessible Scratchpad Register
(SPR).
Beyond the general 16C550 features and capabilities, the V2172 offers enhanced feature registers (EFR, Xon/
Xoff 1, Xon/Xoff 2, TCR, TLR, TXLVL, RXLVL, IODir, IOState, IOIntEna, IOControl, EFCR and DLD) that
provide automatic RTS and CTS hardware flow control, Xon/Xoff software flow control, TX and RX FIFO level
counters, and programmable FIFO trigger level control. All the register functions are discussed in full detail
2.5
IRQ# Output
The IRQ# interrupt output changes according to the operating mode and enhanced features setup. Table 4
and 5 summarize the operating behavior for the transmitter and receiver.
TABLE 4: IRQ# PIN OPERATION FOR TRANSMITTER
Auto RS485
Mode
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1 (FIFO ENABLED)
IRQ# Pin
NO
HIGH = a byte in THR
LOW = THR empty
HIGH = FIFO above trigger level
LOW = FIFO below trigger level or FIFO empty
IRQ# Pin
YES
HIGH = a byte in THR
LOW = transmitter empty
HIGH = FIFO above trigger level
LOW = FIFO below trigger level or transmitter empty
相關PDF資料
PDF描述
XR21V1410IL16TR-F IC USB UART FIFO FULL SPD 16QFN
XR21V1412IL32TR-F IC USB UART FIFO FULL SPD 32QFN
XR21V1414IM48-F IC UART FIFO USB QUAD 48TQFP
XR3178EID-F IC TXRX RS485 DIFF 3V 8NSOIC
XR5488EID-F IC TXRX RS485 PROFIBUS 8NSOIC
相關代理商/技術參數
參數描述
XR20V2172L64-0A-EB 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, I2C Interface RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20V2172L64-0B-EB 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, SPI Interface RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR-210 制造商:EXAR 制造商全稱:EXAR 功能描述:FSK MODULATOR / DEMODULATOR
XR-2100CJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM
XR-2100CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM